

- ٠ Internally synchronized registered outputs eliminate the need to control OE
- Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)
- Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- Single 3.3V power supply (±5%)
- Packaged in a JEDEC standard 100-pin TQFP package

Description

The IDT71V546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM organized as 128K x 36 bits. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus it has been given the name ZBT[™], or Zero Bus Turn-around.

Address and control signals are applied to the SRAM during one

disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V546 to be suspended as long as necessary. All synchronous inputs are ignored when CEN is high and the internal device registers will hold their previous values.

There are three chip enable pins (\overline{CE} 1, CE2, \overline{CE} 2) that allow the user to deselect the device when desired. If any one of these three is not active when ADV/LD is low, no new memory operation can be initiated and any burst that was in progress is stopped. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after the chip is deselected or a write initiated.

The IDT71V546 has an on-chip burst counter. In the burst mode, the IDT71V546 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71V546 SRAM utilizes IDT's high-performance, high-volume 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic guad flatpack (TQFP) for high board density.

A0 - A16	Address Inputs	Input	Synchronous
CE1, CE2, CE2	Three Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
\overline{BW} 1, \overline{BW} 2, \overline{BW} 3, \overline{BW} 4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance Burst Address / Load New Address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
I/O0 - I/O31, I/OP1 - I/OP4	Data Input/Output	٧O	Synchronous
Vdd	3.3V Power	Supply	Static
Vss	Ground	Supply	Static

Pin Description Summary

3821 tbl 01

DECEMBER 1999


Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0 - A16	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADV/LD Low, CEN Low and true chip enables.
ADV/LD	Address/Load	I	N/A	ADV/\overline{LD} is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\overline{LD} is low with the chip deselected, any burst in progress is terminated. When ADV/\overline{LD} is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\overline{LD} is sampled high.
R/W	Read/Write	I	N/A	R/\overline{W} signal is a synchronous input that identified whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous <u>inputs</u> , including clock are ignored and outputs remain unchanged. The effect of CEN sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1 - BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Enable 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal ($\overline{BW1} - \overline{BW4}$) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device two cycles later. $\overline{BW1} - \overline{BW4}$ can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. \overline{CE}_1 and \overline{CE}_2 are used with CE ₂ to enable the IDT71V546. (\overline{CE}_1 or \overline{CE}_2 sampled high or CE ₂ sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. the ZBT TM has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronout active high chip enable. CE ₂ is used with \overline{CE}_1 and \overline{CE}_2 to enable the chip. CE ₂ has inverted polarity but otherwise identical to \overline{CE}_1 and \overline{CE}_2 .
CLK	Clock	I	N/A	This is the clock input to the IDT71V546. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
1/00 - 1/031 1/0p1 - 1/0p4	Data Input/Output	٧O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static DC input.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. $\overline{\text{OE}}$ must be low to read data from the 71V546. When $\overline{\text{OE}}$ is high the I/O pins are in a high-impedance state. $\overline{\text{OE}}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{\text{OE}}$ can be tied low.
Vdd	Power Supply	N/A	N/A	3.3V power supply input.
Vss	Ground	N/A	N/A	Ground pin.

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	Vdd	
Commercial	0°C to +70°C	0V	3.3V±5%	
Industrial	0°C to +70°C	0V	3.3V±5%	

3821 tbl 03

Recommended DC Operating Conditions


Symbol	Parameter	Min.	Тур.	Мах.	Unit
Vdd	Supply Voltage	3.135	3.3	3.465	V
Vss	Ground	0	0	0	V
Vн	Input High Voltage - Inputs	2.0		4.6	V
Vн	Input High Voltage - I/O	2.0	-	VDD+0.3 ⁽²⁾	V
Vil	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

3821 tbl 04

NOTES:

1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.

2. VIH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.



Top View TQFP

NOTES:

1. Pin 14 does not have to be connected directly to VDD as long as the input voltage is \geq VIH.

2. Pins 83 and 84 are reserved for future A17 (8M) and A18 (16M) respectively.

Symbol	Rating	Value	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Vterm ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V
ТА	Operating Temperature	0 to +70	٥C
TBIAS	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-55 to +125	٥C
Рт	Power Dissipation	2.0	W
Ιουτ	DC Output Current	50	mA
	•		3821 tbl 05

Absolute Maximum Ratings⁽¹⁾

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD and Input terminals only.
- 3. I/O terminals.

Capacitance (TA = +25°C, f = 1.0MHz, TQFP package)

(
Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit						
CIN	Input Capacitance	VIN = 3dV	5	pF						
Cııo	I/O Capacitance	VOUT = 3dV	7	pF						
				3821 tbl 06						

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

3821 tbl 08

Synchronous Truth Table⁽¹⁾

CEN	R/W	Chip ⁽⁵⁾ Enable	ADV/LD	BWx	ADDRESS USED	PREVIOUIS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	Х	LOAD WRITE	D ⁽⁷⁾
L	Н	Select	L	Х	External	Х	LOAD READ	Q ⁽⁷⁾
L	Х	Х	Н	Valid	Internal	Load Write/ Burst Write	BURST WRITE (Advance Burst Counter) ⁽²⁾	D ⁽⁷⁾
L	Х	Х	Н	Х	Internal	LOAD READ/ BURST READ	BURST READ (Advance Burst Counter) ⁽²⁾	Q ⁽⁷⁾
L	Х	Deselect	L	Х	Х	Х	DESELECT or STOP ⁽³⁾	HiZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HiZ
Н	Х	Х	Х	Х	Х	Х	SUSPEND ⁽⁴⁾	Previous Value
	Λ	Λ	Λ	Λ	Λ	A	SUSI LIND	

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.

 Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.

4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/ Os remains unchanged.

5. To select the chip requires $\overline{CE}1 = L$, $\overline{CE}2 = L$, CE2 = H on these chip enables. Chip is deselected if either one of the chip enables is false.

6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

7. Q - Data read from the device, D - data written to the device.

	Willes ?				
Operation	R/₩	BW1	BW ₂	BW3	BW4
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O [0:7], I/Op1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O [8:15], I/Op2) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O [16:23], I/Op3) ⁽²⁾	L	Н	Н	L	Н
WRITE BYTE 4 (I/O [24:31], I/Op4) ⁽²⁾	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

Partial Truth Table for Writes⁽¹⁾

NOTES:

1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.

2. Multiple bytes may be selected during the same cycle.

3821 tbl 09

3821 tbl 10

3821 drw 03

Interleaved Burst Sequence Table (LBO=VDD)

	Sequence 1	Sequence 2	Sequence 3	Sequence 4		
	A1 A0	A1 A0	A1 A0	A1 A0		
First Address	0 0	0 1	1 0	1 1		
Second Address	0 1	0 0	1 1	1 0		
Third Address	1 0	1 1	0 0	0 1		
Fourth Address ⁽¹⁾	1 1	1 0	0 1	0 0		

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Linear Burst Sequence Table (LBO=Vss)

	Sequence 1	Sequence 2	Sequence 3	Sequence 4
	A1 A0	A1 A0	A1 A0	A1 A0
First Address	0 0	0 1	1 0	1 1
Second Address	0 1	1 0	1 1	0 0
Third Address	1 0	1 1	0 0	0 1
Fourth Address ⁽¹⁾	1 1	0 0	0 1	1 0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

Functional Timing Diagram⁽¹⁾

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37	
CLOCK										
ADDRESS⁽²⁾ (A0 - A16)	A29	A30	A31	A32	A33	A34	A35	A36	A37	
(2) (R/W, ADV/LD, BWx)	C29	C30	C31	C32	C33	C34	C35	C36	C37	
DATA⁽²⁾ I/O [0:31], I/O P[1:4]	D/Q27	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	

NOTE:

1. This assumes \overline{CEN} , $\overline{CE}1$, CE2, $\overline{CE}2$ are all true.

2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

MI 34,				,					
Cycle	Address	R/₩	ADV/LD		CEN	BWx	ŌĒ	I/O	Comments
n	A0	Н	L	L	L	Х	Х	Х	Load read
n+1	Х	Х	Н	Х	L	Х	Х	Х	Burst read
n+2	A1	Н	L	L	L	Х	L	Q0	Load read
n+3	Х	Х	L	Н	L	Х	L	Q0+1	Deselect or STOP
n+4	Х	Х	Н	Х	L	Х	L	Q1	NOOP
n+5	A2	Н	L	L	L	Х	Х	Z	Load read
n+6	Х	Х	Н	Х	L	Х	Х	Z	Burst read
n+7	Х	Х	L	Н	L	Х	L	Q2	Deselect or STOP
n+8	A3	L	L	L	L	L	L	Q2+1	Load write
n+9	Х	Х	Н	Х	L	L	Х	Z	Burst write
n+10	A4	L	L	L	L	L	Х	D3	Load write
n+11	Х	Х	L	Н	L	Х	Х	D3+1	Deselect or STOP
n+12	Х	Х	Н	Х	L	Х	Х	D4	NOOP
n+13	A5	L	L	L	L	L	Х	Z	Load write
n+14	A6	Н	L	L	L	Х	Х	Z	Load read
n+15	A7	L	L	L	L	L	Х	D5	Load write
n+16	Х	Х	Н	Х	L	L	L	Q6	Burst write
n+17	A8	Н	L	L	L	Х	Х	D7	Load read
n+18	Х	Х	Н	Х	L	Х	Х	D7+1	Burst read
n+19	A9	L	L	L	L	L	L	Q8	Load write

NOTES:

1. \overline{CE} = L is defined as \overline{CE} 1 = L, \overline{CE} 2 = L and CE2 = H. CE = H is defined as \overline{CE} 1 = H, \overline{CE} 2 = H or CE2 = L.

2. H = High; L = Low; X = Don't Care; Z = High Impedance.

IDT71V546, 128K x 36, 3.3V Synchronous SRAM with ZBT™ Feature, Burst Counter and Pipelined Outputs

Read Operation⁽¹⁾

Cycle	Address	R∕₩	ADV/LD		CEN	B₩x	ŌĒ	I/O	Comments
n	A0	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock Setup Valid
n+2	Х	Х	Х	Х	Х	Х	L	Q0	Contents of Address A0 Read Out

NOTE:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}1 = L$, $\overline{CE}2 = L$ and $\overline{CE}2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}1 = H$, $\overline{CE}2 = H$ or CE2 = L.

Burst Read Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments	
n	A0	Н	L	L	L	Х	Х	Х	Address and Control meet setup	
n+1	Х	Х	Н	Х	L	Х	Х	Х	Clock Setup Valid, Advance Counter	
n+2	Х	Х	Н	Х	L	Х	L	Q0	Address A0 Read Out, Inc. Count	
n+3	Х	Х	Н	Х	L	Х	L	Q0+1	Address Ao+1 Read Out, Inc. Count	
n+4	Х	Х	Н	Х	L	Х	L	Q0+2	Address A0+2 Read Out, Inc. Count	
n+5	A1	Н	L	L	L	Х	L	Q0+3	Address A0+3 Read Out, Load A1	
n+6	Х	Х	Н	Х	L	Х	L	Q0	Address A0 Read Out, Inc. Count	
n+7	Х	Х	Н	Х	L	Х	L	Q1	Address A1 Read Out, Inc. Count	
n+8	A2	Н	L	L	L	Х	L	Q1+1	Address A1+1 Read Out, Load A2	

NOTE:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.. 2. \overline{CE} = L is defined as $\overline{CE1}$ = L, $\overline{CE2}$ = L and CE2 = H. CE = H is defined as $\overline{CE1}$ = H, $\overline{CE2}$ = H or CE2 = L.

IDT71V546, 128K x 36, 3.3V Synchronous SRAM with ZBT™ Feature, Burst Counter and Pipelined Outputs

Write Operation⁽¹⁾

Cycle	Address	R∕₩	ADV/LD	CE ²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A0	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock Setup Valid
n+2	Х	Х	Х	Х	L	Х	Х	D0	Write to Address A0

NOTE:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE1} = L$, $\overline{CE2} = L$ and $\overline{CE2} = H$. $\overline{CE} = H$ is defined as $\overline{CE1} = H$, $\overline{CE2} = H$ or CE2 = L.

Burst Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ⁽²⁾	CEN	BWx	ŌĒ	I/O	Comments	
n	A0	L	L	L	L	L	Х	Х	Address and Control meet setup	
n+1	Х	Х	Н	Х	L	L	Х	Х	Clock Setup Valid, Inc. Count	
n+2	Х	Х	Н	Х	L	L	Х	D0	Address A0 Write, Inc. Count	
n+3	Х	Х	Н	Х	L	L	Х	D0+1	Address A0+1 Write, Inc. Count	
n+4	Х	Х	Н	Х	L	L	Х	D0+2	Address A0+2 Write, Inc. Count	
n+5	A1	L	L	L	L	L	Х	D0+3	Address Ao+3 Write, Load A1	
n+6	Х	Х	Н	Х	L	L	Х	D0	Address A0 Write, Inc. Count	
n+7	Х	Х	Н	Х	L	L	Х	D1	Address A1 Write, Inc. Count	
n+8	A2	L	L	L	L	L	Х	D1+1	Address A1+1 Write, Load A2	

NOTE:

1. <u>H</u> = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance. 2. \overline{CE} = L is defined as \overline{CE} 1 = L, \overline{CE} 2 = L and CE2 = H. \overline{CE} = H is defined as \overline{CE} 1 = H, \overline{CE} 2 = H or CE2 = L.

Read Operation With Clock Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD		CEN	B₩x	ŌĒ	I/O	Comments	
n	A0	Н	L	L	L	Х	Х	Х	Address and Control meet setup	
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored	
n+2	A1	Н	L	L	L	Х	Х	Х	Clock Valid	
n+3	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored. Data Q0 is on the bus	
n+4	Х	Х	Х	Х	Н	Х	L	Q0	Clock Ignored. Data Q0 is on the bus	
n+5	A2	Н	L	L	L	Х	L	Q0	Address A0 Read out (but trans.)	
n+6	A3	Н	L	L	L	Х	L	Q1	Address A1 Read out (bus trans.)	
n+7	A4	Н	L	L	L	Х	L	Q2	Address A2 Read out (bus trans.)	

NOTE:

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}1 = L$, $\overline{CE}2 = L$ and $\overline{CE22 = H}$. $\overline{CE} = H$ is defined as $\overline{CE12 = H}$, $\overline{CE2 = H}$ or CE2 = L.

Write Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE ²⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A0	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored
n+2	A1	L	L	L	L	L	Х	Х	Clock Valid
n+3	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored
n+5	A2	L	L	L	L	L	Х	D0	Write data D0
n+6	A3	L	L	L	L	L	Х	D1	Write data D1
n+7	A4	L	L	L	L	L	Х	D2	Write data D2

NOTE:

1. H = High; L = Low; X = Don't Care; Z = High Impedance. 2. \overline{CE} = L is defined as \overline{CE} 1 = L, \overline{CE} 2 = L and CE2 = H. \overline{CE} = H is defined as \overline{CE} 1 = H, \overline{CE} 2 = H or CE2 = L.

3821 tbl 17

3821 tbl 18

3821 tbl 19

Read Operation With Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD		CEN	BWx	ŌĒ	I/O	Comments	
n	Х	Х	L	Н	L	Х	Х	?	Deselected	
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected	
n+2	A0	Н	L	L	L	Х	Х	Z	Address and Control meet setup	
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP	
n+4	A1	Н	L	L	L	Х	L	Q0	Address A0 read out. Load A1	
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP	
n+6	Х	Х	L	Н	L	Х	L	Q1	Address A1 Read out. Deselected	
n+7	A2	Н	L	L	L	Х	Х	Z	Address and Control meet setup	
n+8	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP	
n+9	Х	Х	L	Н	L	Х	L	Q2	Address A2 read out. Deselected	

NOTES:

1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}1 = L$, $\overline{CE}2 = L$ and CE2 = H. $\overline{CE} = H$ is defined as $\overline{CE}1 = H$, $\overline{CE}2 = H$ or CE2 = L.

3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation With Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD		CEN	BWx	ŌĒ	I/O	Comments	
n	Х	Х	L	Н	L	Х	Х	?	Deselected	
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected	
n+2	A0	L	L	L	L	L	Х	Z	Address and Control meet setup	
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP	
n+4	A1	L	L	L	L	L	Х	D0	Address D0 Write In. Load A1	
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP	
n+6	Х	х	L	Н	L	Х	Х	D1	Address D1 Write In. Deselected	
n+7	A2	L	L	L	L	L	Х	Z	Address and Control meet setup	
n+8	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP	
n+9	Х	Х	L	Н	L	Х	Х	D2	Address D2 Write In. Deselected	

NOTES:

1. <u>H</u> = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance. 2. \overline{CE} = L is defined as $\overline{CE1}$ = L, $\overline{CE2}$ = L and CE2 = H. \overline{CE} = H is defined as $\overline{CE1}$ = H, $\overline{CE2}$ = H or CE2 = L.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	VDD = Max., VIN = 0V to VDD	_	5	μA
LI	LBO Input Leakage Current ⁽¹⁾	VDD = Max., VIN = 0V to VDD	_	30	μA
I LO	Output Leakage Current	$\overline{CE} \geq \text{ViH or } \overline{OE} \geq \text{ViH}, \text{ Vout} = \text{OV toVDD}, \text{ VDD} = \text{Max}.$	_	5	μA
Vol	Output Low Voltage	IOL = 5mA, VDD = Min.	_	0.4	V
Vон	Output High Voltage	$I_{OH} = -5mA$, $V_{DD} = Min$.	2.4		V

NOTE:

1. The $\overline{\text{LBO}}$ pin will be internally pulled to VDD if it is not actively driven in the application.


DC Electrical Characteristics Over the Opearting Temperature and Supply Voltage Range⁽¹⁾ (VDD = 3.3V +/-5%, VHD = VDD-0.2V, VLD = 0.2V)

		_		S133		S117		S100		
Symbol	Parameter	Test Conditions	Com'l	Ind	Com'l	Ind	Com'l	Ind	Unit	
IDD	Operating Power Supply Current	Device Selected, Outputs Open, ADV/ \overline{LD} = X, VDD = Max., VIN \geq VIH or \leq VIL, f = fmax ⁽²⁾	300	310	275	285	250	260	mA	
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., V_{N} \ge V_{HD} \text{ or } \le V_{LD}, f = 0^{(2)}$	40	45	40	45	40	45	mA	
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $VDD = Max., VIN \ge VHD \text{ or } \le VLD, f = fMax^{(2)}$	110	120	105	115	100	110	mA	
ISB3	ldle Power Supply Current	Device Selected, Outputs Open, $\overline{CEN} \ge V_{IH}$ VDD = Max., $V_{IN} \ge V_{HD}$ or $\le V_{LD}$, $f = f_{MAX}^{(2)}$	40	45	40	45	40	45	mA	

NOTES:

1. All values are maximum guaranteed values.

2. At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.




AC Test Conditions

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figures 1

3821 tbl 22

3821 tbl 21



AC Electrical Characteristics

(VDD = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)

		71V54	46S133	71V54	46S117	71V54	I6S100	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Clock Param	eters							
tcyc	Clock Cycle Time	7.5	-	8.5	—	10	_	ns
tF ⁽¹⁾	Clock Frequency	-	133	—	117	_	100	MHz
tсн ⁽²⁾	Clock High Pulse Width	2.5	-	3	—	3.5		ns
tCL ⁽²⁾	Clock Low Pulse Width	2.5	—	3	_	3.6		ns
Output Paran	neters							
tcD	Clock High to Valid Data	_	4.2	—	4.5	_	5	ns
tCDC	Clock High to Data Change	1.5	—	1.5	_	1.5		ns
tCLZ ^(3,4,5)	Clock High to Output Active	1.5	-	1.5	-	1.5		ns
tснz ^(3, 4,5)	Clock High to Data High-Z	1.5	3.5	1.5	3.5	1.5	3.5	ns
toe	Output Enable Access Time		4.2	_	4.5		5	ns
toLz ^(3,4)	Output Enable Low to Data Active	0	-	0	_	0		ns
toHz ^(3.4)	Output Enable High to Data High-Z	_	3.5	—	3.5	_	3.5	ns
Setup Times								
tse	Clock Enable Setup Time	2.0		2.0		2.2		ns
tsa	Address Setup Time	2.0	—	2.0		2.2		ns
tsp	Data in Setup Time	1.7	—	1.7		2.0		ns
tsw	Read/Write (R/W) Setup Time	2.0	—	2.0		2.2		ns
tsadv	Advance/Load (ADV/LD) Setup Time	2.0	—	2.0	—	2.2		ns
tsc	Chip Enable/Select Setup Time	2.0	—	2.0		2.2		ns
tsв	Byte Write Enable (BWx) Setup Time	2.0	—	2.0		2.2		ns
Hold Times					-			
the	Clock Enable Hold Time	0.5		0.5		0.5		ns
tha	Address Hold Time	0.5		0.5		0.5		ns
thd	Data in Hold Time	0.5	—	0.5	—	0.5		ns
tнw	Read/Write (R/W) Hold Time	0.5		0.5		0.5		ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5		0.5		0.5		ns
tнc	Chip Enable/Select Hold Time	0.5		0.5		0.5		ns
tнв	Byte Write Enable (BWx) Hold Time	0.5	-	0.5	—	0.5		ns

3821 tbl 23

NOTES:


1. tf = 1/tcyc.

2. Measured as HIGH above 2.0V and LOW below 0.8V.

3. Transition is measured $\pm 200 \text{mV}$ from steady-state.

4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.


5. To avoid bus contention, the output buffers are designed such that tCHZ (device turn-off) is about 2 ns faster than tCLZ (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tCLZ is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tCHZ, which is a Max. parameter (worse case at 70 deg. C, 3.135V).



NOTES:

- <u>.</u>-
- $\overline{0}$ (A) represents the first output from the external address A1. $\overline{0}$ (A2) represents the first output from the external address A2: $\overline{0}$ (A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. CE2 timing transitions are identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals. For example, when \overline{CE}_1 and \overline{CE}_2 are LOW on this waveform, CE2 is HIGH. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM by sampling ADV/LD LOW.


Timing Waveform of Read Cycle^(1,2,3,4)



Timing Waveform of Write Cycles^(1,2,3,4,5)

- CE2 timing transitions are identical but inverted to the \overline{CE} and \overline{CE} signals. For example, when \overline{CE} 1 and \overline{CE} 2 are LOW on this waveform, CE2 is HiGH. Burst ends when new address and control are loaded into the SRAM by sampling ADVLD LOW. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
- Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM. <u>ى</u>

15




16


Timing Waveform of Combined Read and Write Cycles^(1,2,3)

IDT71V546, 128K x 36, 3.3V Synchronous SRAM with ZBT™ Feature, Burst Counter and Pipelined Outputs

Q(A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.



- did not occur. All internal registers in the SRAM will retain their previous state. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.




NOTES:

- --
- ы. З
- O (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3 etc. CE2 timing transitions are identical but inverted to the $\overline{CE1}$ and $\overline{CE2}$ signals. For example, when $\overline{CE1}$ and $\overline{CE2}$ are LOW on this waveform, CE2 is HICH. When either one of the Chip enables ($\overline{CE1}$, CE2, $\overline{CE2}$) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states two cycles after the initiation of the deselect cycle. This allows for any pending data transfers (reads or writes) to be completed. Individual Byte Write signals (\overline{BWx}) must be valid on all write and burst-write cycles. A write cycle is initiated when $R\overline{W}$ signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM. 4.

Timing Waveform of **CS** Operation^(1,2,3,4)


Timing Waveform of **OE** Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information



PART NUMBER	tCD PARAMETER	SPEED IN MEGAHERTZ	CLOCK CYCLE TIME
71V546S133PF	4.2 ns	133 MHz	7.5 ns
71V546S117PF	4.5 ns	117 MHz	8.5 ns
71V546S100PF	5 ns	100 MHz	10 ns

3821 drw 12

Commercial and Industrial Temperature Ranges

Datasheet Document History

6/15/99		Updated to new format
9/13/99	Pg. 12	Corrected ISB3 conditions
	Pg. 20	Added Datasheet Document History
12/31/99	Pp. 3, 12, 13, 19	Added Industrial Temperature range offerings



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com *for Tech Support:* sramhelp@idt.com 800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.