

# **XRK4991**

#### 3.3V HIGH-SPEED (85 MHZ) PROGRAMMABLE SKEW CLOCK BUFFER

JUNE 2005 REV. 1.0.0

#### **FUNCTIONAL DESCRIPTION**

The XRK4991 is a 3.3V High-Speed Low-Voltage Programmable Skew Clock Buffer. It is intended for high-performance computer systems and offers user selectable control over system clock functions to optimize timing. Eight outputs, arranged in four banks, can each drive  $50\Omega$  terminated transmission lines while delivering minimal and specified output skews and full-swing Low Voltage TTL logic levels.

Each bank (two outputs per bank) can be individually selected for one of nine delay or function configurations through two dedicated tri-level inputs. These outputs are able to lead or lag the CLKIN input reference clock by up to 6 time units from their nominal "zero" skew position. The integrated PLL allows external load and transmission line delay effects to be canceled achieving zero delay capability. Combining the zero delay capability with the selectable output skew functions, output-to-output delays of up to  $\pm 12$  time units can be created.

The XRK4991's divide functions (divide-by-two and divide-by-four) allow distribution of a low-frequency clock that can be multiplied by two or four at the clock destination. This feature facilitates clock distribution while allowing maximum system clock flexibility.

#### **FEATURES**

- 3.75- to 85-MHz output operation
- All output pair skew <100 ps typical
- Three skew grades

-2: t<sub>SKFW0</sub><250ps

-5: t<sub>SKEW0</sub><500ps

-7: t<sub>SKEW0</sub><700ps

• Selectable output functions


Skew adjustments of +/- 6t<sub>U</sub> (up to 18 ns)

Inverted and non-inverted

Operation at 1/2 and 1/4 input frequency Operation at 2x and 4x input frequency

- Cycle-Cycle Jitter
  - < 25 ps (rms)
  - < 200 ps (pk-pk)
- Zero input-to-output delay
- 50% duty-cycle outputs
- LVTTL outputs drive 50Ω terminated lines
- Operates from a single 3.3V supply
- 32-pin PLCC package
- Green packaging
- Lead free lead frame available

FIGURE 1. BLOCK DIAGRAM OF THE XRK4991






# PRODUCT ORDERING INFORMATION

PRODUCT NUMBER	ACCURACY	TEMPERATURE RANGE	LEAD FREE
XRK4991IJ-2	250 ps	-40°C to +85°C	
XRK4991CJ-2	250 ps	0°C to +70°C	
XRK4991IJ-2F	250 ps	-40°C to +85°C	V
XRK4991CJ-2F	250 ps	0°C to +70°C	V
XRK4991IJ-5	500 ps	-40°C to +85°C	
XRK4991CJ-5	500 ps	0°C to +70°C	
XRK4991CJ-7	750 ps	0°C to +70°C	
XRK4991IJ-5F	500 ps	-40°C to +85°C	√
XRK4991CJ-5F	500 ps	0°C to +70°C	√
XRK4991CJ-7F	750 ps	0°C to +70°C	√

FIGURE 2. PIN OUT OF THE XRK4991



# REV. 1.0.0

# **PIN DESCRIPTIONS**

PIN NAME	PIN#	Түре	DESCRIPTION
CLKIN	1	I	Reference clock input.
FB_IN	17	I	PLL's feedback input. (Normally connected to one of the eight outputs)
FSEL	3	I	Tri-level frequency range select. See Table 1
PLL_BYPASS	31	I	Tri-level select. See PLL_BYPASS section.
SELA0 SELA1	26 27	I	Tri-level select inputs for Bank A outputs (QA0, QA1). See Table 2.
SELB0 SELB1	29 30	I	Tri-level select inputs for Bank B outputs (QB0, QB1). See Table 2.
SELC0 SELC1	4 5	I	Tri-level select inputs for Bank C outputs (QC0, QC1). See Table 2.
SELD0 SELD1	6 7	I	Tri-level select inputs for Bank D outputs (QD0, QD1). See Table 2.
QA0 QA1	24 23	0	Bank A output pair. See Table 2.
QB0 QB1	20 19	0	Bank B output pair. See Table 2.
QC0 QC1	15 14	0	Bank C output pair. See Table 2.
QD0 QD1	11 10	0	Bank D output pair. See Table 2.
V <sub>CCN</sub>	9 16 18 25	PWR	Power supply for output drivers.
V <sub>CCQ</sub>	2 8	PWR	Power supply for internal circuitry.
GND	12 13 21 22 28 32	PWR	Ground.



Table 1: Frequency Range Select and  $t_{\text{U}}$  Calculation  $^{[1]}$ 

	f <sub>NOM</sub>	(MHz)	t <sub>U</sub> = 1 / (f <sub>NOM</sub> x N)	APPROXIMATE FREQUENCY (MHz) AT
FSEL <sup>[2]</sup>	Min	Max	WHERE N =	wнісн t <sub>U</sub> = 1.0ns
LOW	15	30	44	22.7
MID	25	50	26	38.5
HIGH <sup>[3]</sup>	40	85	16	62.5

#### SKEW SELECT CONTROL

The skew select control consists of four independent banks. Each bank has two low-skew, high-fanout drivers (Qx0, Qx1), and two corresponding tri-level function select (SELx0, SELx1) inputs. The nine possible output states for each bank are shown in Table 2 as determined by each bank's select inputs. All timing measurements are made with respect to the CLKIN input with the output connected to the FB\_IN input configured for 0  $t_{\rm II}$  operation.

TABLE 2: PROGRAMMABLE SKEW CONFIGURATIONS [1]

Function Se	ELECT INPUTS		OUTPUT FUNCTIONS	
SELx1	SELx0	QA[1:0], QB[1:0]	QC[1:0]	QD[1:0]
LOW	LOW	-4t <sub>U</sub>	÷ 2	÷ 2
LOW	MID	-3t <sub>U</sub>	-6t <sub>U</sub>	-6t <sub>U</sub>
LOW	HIGH	-2t <sub>U</sub>	-4t <sub>U</sub>	-4t <sub>U</sub>
MID	LOW	-1t <sub>U</sub>	-2t <sub>U</sub>	-2t <sub>U</sub>
MID	MID	0t <sub>U</sub>	Ot <sub>U</sub>	0t <sub>U</sub>
MID	HIGH	+1t <sub>U</sub>	+2t <sub>U</sub>	+2t <sub>U</sub>
HIGH	LOW	+2t <sub>U</sub>	+4t <sub>U</sub>	+4t <sub>U</sub>
HIGH	MID	+3t <sub>U</sub>	+6t <sub>U</sub>	+6t <sub>U</sub>
HIGH	HIGH	+4t <sub>U</sub>	÷ 4	Inverted

#### Notes:

- 1. For all tri-level (three-state) inputs, HIGH indicates a connection to  $V_{CC}$ , LOW indicates a connection to GND, and MID indicates an open connection. Internal termination circuitry holds an unconnected input to  $V_{CC}/2$ .
- 2. The level to be set on FSEL is determined by the "normal" operating frequency (f<sub>NOM</sub>) of the PLL. Nominal frequency (f<sub>NOM</sub>) always appears at QA0 and the other outputs when they are operated in their undivided modes (see Table 2). The frequency appearing at the CLKIN and FB\_IN inputs will be f<sub>NOM</sub> when the output connected to FB\_IN is undivided. The frequency of the CLKIN and FB\_IN inputs will be f<sub>NOM</sub> ÷ 2 or f<sub>NOM</sub> ÷ 4 when the part is configured for a frequency multiplication.
- When the FSEL pin is selected HIGH, the CLKIN input must not transition upon power-up until V<sub>CC</sub> has reached 2.8V.

REV. 1.0.0




FIGURE 3. TYPICAL OUTPUTS WITH FB IN CONNECTED TO A ZERO-SKEW OUTPUT

#### PLL BYPASS

The PLL\_BYPASS input is a tri-level input. In normal system operation, this pin is connected to ground.

In normal operation (tied LOW) all outputs will function based only on the connection of their own function select inputs (SELx[1:0]) and the waveform characteristics of the PLL.

If the PLL\_BYPASS input is forced to its MID or HIGH state the device will operate in PLL bypass mode, with the phase locked loop disconnected, and CLKIN waveforms will directly control all outputs. Relative output to output timing is controlled by the SELx[1:0], the same as in normal mode.



# **ELECTRICAL SPECIFICATIONS**

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	−65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
Output Current into Outputs (LOW)	64 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>3000V
Latch-Up Current.	>200 mA

### **OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	vcc
Industrial	-40°C to +85°C	3.3 <u>+</u> 10%
Commercial	0°C to +70°C	3.3 <u>+</u> 10%

# **ELECTRICAL CHARACTERISTICS** OVER THE 3.3V $\pm$ 10% OPERATING RANGE

SYMBOL	DESCRIPTION	Min	Max	Unit	CONDITION
V <sub>OH</sub>	Output HIGH Voltage	2.4		V	V <sub>CC</sub> = Min., I <sub>OH</sub> = -18mA
V <sub>OL</sub>	Output LOW Voltage		0.45	V	V <sub>CC</sub> = Min., I <sub>OL</sub> = 35mA
V <sub>IH</sub>	Input HIGH Voltage	2.0	V <sub>CC</sub>	V	(CLKIN and FB_IN inputs
V <sub>IL</sub>	Input LOW Voltage	-0.5	0.8	V	- only)
V <sub>IHH</sub>	tri-level Input HIGH Voltage (FSEL, SELx[1:0], Test) [4]	0.87*V <sub>CC</sub>	V <sub>CC</sub>	V	Min. ≤ V <sub>CC</sub> ≤ Max.
V <sub>IMM</sub>	tri-level Input MID Voltage (FSEL, SELx[1:0], Test) [4]	0.47*V <sub>CC</sub>	0.53 * V <sub>CC</sub>	V	Min. ≤ V <sub>CC</sub> ≤ Max.
V <sub>ILL</sub>	tri-level Input LOW Voltage (FSEL, SELx[1:0], Test) [4]	0.0	0.13 * V <sub>CC</sub>	V	Min. ≤ V <sub>CC</sub> ≤ Max.
I <sub>IH</sub>	Input HIGH Leakage Current (CLKIN and FB_IN inputs only)		20	μΑ	V <sub>CC</sub> = Max., V <sub>IN</sub> = Max.
I <sub>IL</sub>	Input LOW Leakage Current (CLKIN and FB_IN inputs only)	-20		μΑ	$V_{CC} = Max., V_{IN} = 0.4V$
Інн	Input HIGH Current (FSEL, SELx[1:0], Test)		200	μΑ	$V_{IN} = V_{CC}$
I <sub>IMM</sub>	Input MID Current (FSEL, SELx[1:0], Test)	-50	50	μА	$V_{IN} = V_{CC}/2$
I <sub>ILL</sub>	Input LOW Current (FSEL, SELx[1:0], Test)		-200	μΑ	V <sub>IN</sub> = GND



### REV. 1.0.0

### **ELECTRICAL CHARACTERISTICS** OVER THE 3.3V ± 10% OPERATING RANGE

SYMBOL	DESCRIPTION		Min	Max	Unit	CONDITION
I <sub>OS</sub>	Short Circuit Current [5]			-200	mA	$V_{CC} = Max,$ $V_{OUT} = GND (25^{\circ} only)$
I <sub>CCQ</sub>	Operating Current Used by Inter-	Com'l		95	mA	$V_{CCN} = V_{CCQ} = Max.,$
	nal Circuitry			100		All Inputs Selects Open
I <sub>CCN</sub>	Output Buffer Current per Output Pair [6]			19	mA	$V_{CCN} = V_{CCQ} = Max.,$ $I_{OUT} = 0 \text{ mA}$ Inputs Selects Open, $f_{MAX}$
PD	Power Dissipation per Output Pair [7]			104	mW	$V_{CCN} = V_{CCQ} = Max.,$ $I_{OUT} = 0 \text{ mA}$ Input Selects Open, $f_{MAX}$

### CAPACITANCE<sup>[8]</sup>

SYMBOL	DESCRIPTION	Max.	Unit	CONDITION
C <sub>IN</sub>	Input Capacitance	10	pF	T <sub>A</sub> = 25°C,
				f=1MHz, V <sub>CC</sub> =3.3V

#### Notes:

- These inputs are normally wired to V<sub>CC</sub>, GND or left unconnected (actual threshold voltages vary as a percentage of  $V_{CC}$ ). Internal termination resistors hold unconnected inputs at  $V_{CC}/2$ . If these inputs are switched, the function and timing of the outputs may glitch and the PLL may require an additional  $t_{LOCK}$  time before all data sheet limits are achieved.
- 5. XRK4991 should be tested one output at a time, output shorted for less than one second, less than 10% duty cycle. Room temperature only.
- 6. Total output current per output pair can be approximated by the following expression that includes device current plus load current:

 $XRK4991: I_{CCN} = \{(4+0.11F) + [(835-3F)/Z + (.0022FC)]N\} \times 1.1$ 

Where:

F = frequency in MHz

C = capacitive load in pF

Z = line impedance in ohms

N = number of loaded outputs; 0, 1, or 2

7. Total power dissipation per output pair can be approximated by the following expression that includes device power dissipation plus power dissipation due to the load circuit:


$$PD = \{(22 + 0.61F) + [(1550 + 2.7F)/Z) + .0125FC]N\} \times 1.1$$

See note 6 for variable definition.


8. Applies to CLKIN and FB\_IN inputs only.



#### FIGURE 4. AC TEST LOAD



# FIGURE 5. INPUT TEST WAVEFORM



# **SWITCHING CHARACTERISTICS** OVER THE OPERATING RANGE [2,9]

SYMBOL	DESCRIPTION	Min	Max	UNIT	
f <sub>NOM</sub>	Operating Clock Frequency in MHz	FSEL = LOW [1, 2]	15	30	MHz
		FSEL = MID [1, 2]	25	50	
		FSEL = HIGH [1, 2, 3]	40	85	

# **SWITCHING CHARACTERISTICS** OVER THE 3.3V $\pm$ 10% OPERATING RANGE [2.9]

SYMBOL	DESCRIPTION	XRK4991-2		XRK4991-5		XRK4991-7			Unit			
STWIBOL	DESCRIPTION	ЛN	Min	Түр	Max	MIN	Түр	Max	MIN	Түр	Max	UNII
t <sub>RPWH</sub>	CLKIN Pulse Width HIGH		4			4			4			ns
t <sub>RPWL</sub>	CLKIN Pulse Width LOV	V	4			4			4			ns
t <sub>u</sub>	Programmable Skew Ur	nit		•		•	See Ta	able 1	•		•	•
t <sub>SKEWPR</sub>	Zero Output Matched-Pa (Qx[1:0]) [10, 11]	air Skew		0.05	0.2		0.1	0.25		0.1	0.25	ns
t <sub>SKEW0</sub>	Zero Output Skew (All C	Outputs) [10, 12]		0.1	0.25		0.25	0.5		0.3	0.75	ns
t <sub>SKEW1</sub>	Output Skew (Rise-Rise Same Class Outputs) [1			0.25	0.5		0.6	0.7		0.6	1	ns
t <sub>SKEW2</sub>	Output Skew (Rise-Fall, Nominal-Inverted, Divided-Divided) [10, 13]			0.3	1		0.5	1		1	1.5	ns
t <sub>SKEW3</sub>	Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs) [10, 13]			0.25	0.5		0.5	0.7		0.7	1.2	ns
t <sub>SKEW4</sub>	Output Skew (Rise-Fall, Nominal- Divided, Divided-Inverted [10, 13]			0.5	0.9		0.5	1		1.2	1.7	ns
t <sub>DEV</sub>	Device-to-Device Skew	[14, 15]			0.75			1.25			1.65	ns
t <sub>PD</sub>	Propagation Delay, CLK FB_IN Rise	(IN Rise to	-0.25	0	0.25	-0.5	0	0.5	-0.7	0	0.7	ns
t <sub>ODCV</sub>	Output Duty Cycle Varia	ition <sup>[16]</sup>	-0.65	0	0.65	-1	0	1	-1.2	0	1.2	ns
t <sub>PWH</sub>	Output HIGH Time Devia	ation from 50%			2.0			2.5			3	ns
t <sub>PWL</sub>	Output LOW Time Deviation from 50% [17]				1.5			3			3.5	ns
t <sub>ORISE</sub>	Output Rise Time [17, 18]		0.15	1	1.2	0.15	1	1.5	0.15	1.5	2.5	ns
t <sub>OFALL</sub>	Output Fall Time [17, 18]		0.15	1	1.2	0.15	1	1.5	0.15	1.5	2.5	ns
t <sub>LOCK</sub>	PLL Lock Time [19]				0.5			0.5			0.5	ms
t <sub>JR</sub>	Cycle-to-Cycle Output	RMS [14]			25			25			25	ps
	Jitter	Peak-to-Peak [14]			200			200			200	


#### Notes:

- 9. Test measurement levels for the XRK4991 are TTL levels (1.5V to 1.5V). Test conditions assume signal transition times of 2 ns or less and output loading as shown in the AC Test Loads and Waveforms unless otherwise specified.
- 10. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same  $t_U$  delay has been selected when all are loaded with 30pF and terminated with 50 $\Omega$  to  $V_{CC}/2$  (XRK4991).




- t<sub>SKEWPR</sub> is defined as the skew between a pair of outputs (Qx0 and Qx1) when all eight outputs are selected for 0t<sub>U</sub>.
- 12.  $t_{SKEW0}$  is defined as the skew between outputs when they are selected for  $0t_U$ . Other outputs are divided or inverted but not shifted
- 13. There are three classes of outputs: Nominal (multiple of  $t_U$  delay), Inverted (QD[1:0] only with SELD0 = SELD1 = HIGH), and Divided (QC[1:0] and QD[1:0] only in Divide-by-2 or Divide-by-4 mode).
- Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect these parameters.
- 15.  $t_{DEV}$  is the output-to-output skew between any two devices operating under the same conditions ( $V_{CC}$  ambient temperature, air flow, etc.)
- 16. t<sub>ODCV</sub> is the deviation of the output from a 50% duty cycle. Output pulse width variations are included in t<sub>SKEW2</sub> and t<sub>SKEW4</sub> specifications.
- 17. Specified with outputs loaded with 30pF for the XRK4991-5 and -7 devices. Devices are terminated through  $50\Omega$  to  $V_{CC}/2$ .  $t_{PWH}$  is measured at 2.0V.  $t_{PWL}$  is measured at 0.8V.
- 18. t<sub>ORISE</sub> and t<sub>OFALL</sub> measured between 0.8V and 2.0V.
- 19. t<sub>LOCK</sub> is the time that is required before synchronization is achieved. This specification is valid only after V<sub>CC</sub> is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at CLKIN or FB\_IN until t<sub>PD</sub> is within specified limits

#### FIGURE 6. AC TIMING DIAGRAMS



### PACKAGE DIMENSIONS





#### **REVISION HISTORY**

REVISION #	DATE	DESCRIPTION
1.0.0	June 17, 2005	Initial Release to Production

#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2005 EXAR Corporation

Datasheet June 2005.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.