

FQB3P50 / FQI3P50

500V P-Channel MOSFET

General Description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for electronic lamp ballast based on complimentary half bridge.

Features

• -2.7A, -500V, $R_{DS(on)} = 4.9\Omega @V_{GS} = -10 V$ • Low gate charge (typical 18 nC)

August 2000

- Low Crss (typical 9.5 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



Absolute Maximum Ratings T_c = 25°C unless otherwise noted

| Symbol | Parameter | | FQB3P50 / FQI3P50 | Units | |
|-----------------------------------|---|----------|-------------------|-------|--|
| V _{DSS} | Drain-Source Voltage | | -500 | V | |
| I _D | Drain Current - Continuous (T _C = 25°C |) | -2.7 | А | |
| | - Continuous (T _C = 100° | C) | -1.71 | А | |
| I _{DM} | Drain Current - Pulsed | (Note 1) | -10.8 | А | |
| V _{GSS} | Gate-Source Voltage | | ± 30 | V | |
| E _{AS} | Single Pulsed Avalanche Energy | (Note 2) | 250 | mJ | |
| I _{AR} | Avalanche Current | (Note 1) | -2.7 | А | |
| E _{AR} | Repetitive Avalanche Energy (Note 1) | | 8.5 | mJ | |
| dv/dt | Peak Diode Recovery dv/dt (Note 3) | | -4.5 | V/ns | |
| P _D | Power Dissipation $(T_A = 25^{\circ}C)^{*}$ | | 3.13 | W | |
| | Power Dissipation $(T_C = 25^{\circ}C)$ | | 85 | W | |
| | - Derate above 25°C | | 0.68 | W/°C | |
| T _J , T _{STG} | Operating and Storage Temperature Range | | -55 to +150 | °C | |
| TL | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | | 300 | °C | |


Thermal Characteristics


| Symbol | Parameter | Тур | Max | Units °C/W | |
|------------------|---|-----|------|---------------|--|
| R _{θJC} | Thermal Resistance, Junction-to-Case | | 1.47 | | |
| R _{θJA} | Thermal Resistance, Junction-to-Ambient * | | 40 | °C/W | |
| R _{0JA} | Thermal Resistance, Junction-to-Ambient | | 62.5 | °C/W | |


©2000 Fairchild Semiconductor International

| | Parameter | Test Conditions | Min | Тур | Max | Units |
|---|--|--|------|------|-------|-------|
| Off Cha | aracteristics | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | V _{GS} = 0 V, I _D = -250 μA | -500 | | | V |
| ΔBV _{DSS} | Breakdown Voltage Temperature | | 000 | | | |
| $/ \Delta T_{J}$ | Coefficient | I_D = -250 μ A, Referenced to 25°C | | 0.42 | | V/°C |
| IDSS | | $V_{DS} = -500 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$ | | | -1 | μA |
| | Zero Gate Voltage Drain Current | $V_{DS} = -400 \text{ V}, \text{ T}_{C} = 125^{\circ}\text{C}$ | | | -10 | μA |
| I _{GSSF} | Gate-Body Leakage Current, Forward | $V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$ | | | -100 | nA |
| I _{GSSR} | Gate-Body Leakage Current, Reverse | $V_{GS} = 30 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$ | | | 100 | nA |
| On Cha | aracteristics | | | | | |
| V _{GS(th)} | Gate Threshold Voltage | V _{DS} = V _{GS} , I _D = -250 μA | -3.0 | | -5.0 | V |
| R _{DS(on)} | Static Drain-Source | | | | | |
| D3(01) | On-Resistance | V _{GS} = -10 V, I _D = -1.35 A | | 3.9 | 4.9 | Ω |
| 9fs | Forward Transconductance | $V_{DS} = -50 \text{ V}, I_D = -1.35 \text{ A}$ (Note 4) | | 2.35 | | S |
| Dynam | ic Characteristics | | | | | |
| C _{iss} | Input Capacitance | <u> </u> | | 510 | 660 | pF |
| C _{oss} | Output Capacitance | V _{DS} = -25 V, V _{GS} = 0 V, f = 1.0 MHz | | 70 | 90 | pF |
| C _{rss} | Reverse Transfer Capacitance | f = 1.0 MHz | | 9.5 | 12 | pF |
| Switchi ^t d(on) | ing Characteristics Turn-On Delay Time | V _{DD} = -250 V, I _D = -2.7 A, | | 12 | 35 | ns |
| t _r | Turn-On Rise Time | $R_{\rm G} = 25 \Omega$ | | 56 | 120 | ns |
| t _{d(off)} | Turn-Off Delay Time | - | | 35 | 80 | ns |
| t _f | Turn-Off Fall Time | (Note 4, 5) | | 45 | 100 | ns |
| Qg | Total Gate Charge | V _{DS} = -400 V, I _D = -2.7 A, | | 18 | 23 | nC |
| Q _{gs} | Gate-Source Charge | V _{GS} = -10 V | | 3.6 | | nC |
| | Gate-Drain Charge | (Note 4, 5) | | 9.2 | | nC |
| Q _{gd} | | | | | | |
| Q _{gd} | ource Diode Characteristics at | nd Maximum Patings | | | | |
| _{Q_{gd} Drain-S} | Source Diode Characteristics ar Maximum Continuous Drain-Source Dic | | | | -2.7 | A |
| Q _{gd} Drain-S | Maximum Continuous Drain-Source Dic | de Forward Current | | | | |
| Q _{gd} Drain-S I _S I _{SM} | Maximum Continuous Drain-Source Dic Maximum Pulsed Drain-Source Diode F | ode Forward Current | | | -10.8 | A |
| Q _{gd} Drain-S | Maximum Continuous Drain-Source Dic | ode Forward Current | | | | |












©2000 Fairchild Semiconductor International



FQB3P50 / FQI3P50





©2000 Fairchild Semiconductor International

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTM BottomlessTM CoolFETTM CROSSVOLTTM E²CMOSTM FACTTM FACT Quiet SeriesTM FAST[®] FASTrTM GTOTM HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |

| Fairchild Semiconductor | | SPEARCH Paran | netric Cross Reference |
|---|--|---|--|
| | | space Prod | uct Folders and Applica |
| find products | Home >> Find products >> | | |
| Products groups | FQB3P50 500V P-Channel QFET | | Related Links |
| Analog and Mixed Signal Discrete Interface Logic | Contents <u>General description</u> <u>Features</u> <u>Product</u> <u>status/pricing/packaging</u> | Datasheet Download this datasheet | Request samples Dotted line How to order products Dotted line Product Change Notices |
| <u>Microcontrollers</u> <u>Non-Volatile</u> <u>Memory</u> <u>Optoelectronics</u> | General description | PDF <u>e-mail this datasheet</u> | (PCNs) Dotted line Support Dotted line Distributor and field sales |
| Markets and applications New products Product selection and | These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. | This page <u>Print version</u> | representatives Datted line Quality and reliability Datted line Design tools |
| parametric search Cross-reference search | This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well | | <u>Design (0015</u> |
| technical information buy products | suited for low voltage applications such as high efficiency switching DC/DC converters, and | | |
| technical support | - DC motor control. | - | |
| my Fairchild | - back to top | | |
| company | • | | |

Features

- -2.7A, -500V, $R_{DS(on)}$ = 4.9 Ω @V_{GS}= -10V
- Low gate charge (typical 18 nC)
- Low Crss (typical 9.5 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

| Product | Product status | Pricing* | Package type | Leads | Packing method |
|-----------|-----------------|----------|---------------|-------|----------------|
| FQB3P50TM | Full Production | \$0.69 | TO-263(D2PAK) | 2 | TAPE REEL |

* 1,000 piece Budgetary Pricing

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor