# VT6285H • VT6285HL ADVANCE INFORMATION VT6286H • VT6286HL

# **TRUTH TABLE**

Mode	E1	E2	WE	ŌĒ	DQ	Power
Standby	Н	X	X	Х	HIGH Z	Standby
Standby	Х	Н	х	X	HIGH Z	Standby
Read	L	L	Н	L	DOUT	Active
Deselect	L	L	Н	Н	HIGH Z	Active
Write (1)	L	L	L	L	DIN	Active
Write (1)	L	L	L	Н	HIGH Z	Active
Write (2)	L	L	L	Х	HIGH Z	Active

X = H or L

# TIMING CHARACTERISTICS TA=0°C to +70°C, VCC=5 V ±10%, Note 1

## **READ CYCLE**

	Parameter	VT6285H(L)-15 VT6286H(L)-15		VT6285H(L)-20 VT6286H(L)-20		VT6285H(L)-25 VT6286H(L)-25		VT6285H(L)-35 VT6286H(L)-35		
Symbol		Min	Max	Min	Max	Min	Max	Min	Max	Unit
tRC	Read Cycle Time	15		20		25		35		ns
tAA	Address Access Time		15		20		25		35	ns
tEA	Chip Enable to Output Valid		15		20		25		35	ns
tOH	Output Hold from Address Change	3		4		5		5		ns
tGA	Output Enable LOW to Output Valid		8		10		15		20	ns
tLZG	Output Enable LOW to Output Low Z (Output Load Figure 1b), Note 2	0		0		0		0		ns
tHZG	Output Enable HIGH to Output High Z (Output Load Figure 1b), Note 2		7		10		15		20	ns
tLZE	Chip Enable to Output in Low Z (Output Load Figure 1b), Note 2	0		0		0		0		ns
tHZE	Chip Enable to Output High Z (Output Load Figure 1b), Note 2		8		10		15		20	ns
tPU	Chip Enable to Power- Up, Note 2	0		0		0		0		ns
tPD	Chip Enable to Power-Down, Note 2		15		20		25		35	ns

# Notes:

<sup>1.</sup> For VT6285H/85HL only.


<sup>2.</sup> For VT6286H/86HL only.

<sup>1.</sup> All timing parameters are measured with output load Figure 1a unless otherwise noted.


<sup>2.</sup> This parameter is guaranteed by design and not 100% tested.

### **TIMING DIAGRAMS**

READ CYCLE NO. 1 ( $\overline{WE} = VIH$ ;  $\overline{E1}/\overline{E2} = VIL$ ;  $\overline{OE} = VIL$ )



## READ CYCLE NO. 2 (WE = VIH), Notes 1 and 2



#### Notes:

- 1. Addresses valid prior to or coincident with  $\overline{E1}$  and/or  $\overline{E2}$  transition LOW, and must remain unchanged until  $\overline{E1}/\overline{E2}$  transition HIGH.
- 2. E2 timing is identical to E1 timing.
- 3. Transition is measured ±200 mV from steady state voltage with loading specified in Figure 1b.
- 4. This parameter is guaranteed by design and not 100% tested.

# VT6285H • VT6285HL ADVANCE INFORMATION VT6286H • VT6286HL

# TIMING CHARACTERISTICS TA=0°C to +70°C, VCC=5 V ±10%, Note 1

# WRITE CYCLE


	Parameter	VT6285H(L)-15 VT6286H(L)-15		VT6285H(L)-20 VT6286H(L)-20		VT6285H(L)-25 VT6286H(L)-25		VT6285H(L)-35 VT6286H(L)-35		
Symbol		Min	Max	Min	Max	Min	Max	Min	Max	Unit
tWC	Write Cycle Time	15		20		25		35		ns
tEW	Chip Enable to Write End	12		15		20		25		ns
tAW	Address Set-Up Time to Write End	12		15		20		25		ns
tWR	Write Recovery Time	0		0		0		0		ns
tAWS	Address Set-Up Time to Write Start	0		0		0		0		ns
tWP	Write Pulse Width	12		15		20		25		ns
tDS	Data In Set-Up Time to Write End	9		12		15		20		ns
tDH	Data In Hold Time after Write End	0		0		0		0		ns
tHZW	Write Enable LOW to Output High Z (Output Load Figure 1b), Notes 3 and 4	0	8	0	10	0	15	0	15	ns
tLZW	Output Active from End of Write, Notes 3 and 4	3		3		3		3		ns
tAWE	Write Enable to Output Valid, Notes 2 and 4		12		15		20		30	ns
tADV	Data Valid to Output Valid, Notes 2 and 4		12		15		20		30	ns

#### Notes

- 1. All timing parameters were measured with output load Figure 1a unless otherwise noted.
- 2. For VT6285H/85HL only.
- 3. For VT6286H/86HL only.
- 4. This parameter is guaranteed by design and not 100% tested.

## **TIMING DIAGRAMS**

WRITE CYCLE NO. 1 (W Controlled), Notes 1 and 2




#### Notes:

- 1. All timing parameters were measured with output load Figure 1a unless otherwise noted.
- 2.  $\overline{E1}$ ,  $\overline{E2}$  and  $\overline{W}$  must be LOW to initiate a write. Either  $\overline{E1}$ ,  $\overline{E2}$  or  $\overline{W}$  can terminate a write by going HIGH; thus, data set-up and hold are referenced to the trailing edge of  $\overline{E1}$ ,  $\overline{E2}$  or  $\overline{W}$ , whichever occurs first.
- 3. A write occurs during the overlap (tWP or tEW) of a LOW  $\overline{W}$ , a LOW  $\overline{E1}$  and a LOW  $\overline{E2}$ .
- 4. Transition is measured  $\pm 200 \text{ mV}$  from steady voltage with loading specified in Figure 1b.
- 5. If the E1 LOW transition and/or E2 LOW transition occurs simultaneously with the WE LOW transition or after the WE transition, outputs remain in a high impedance state.
- 6. tWR is measured from the earlier of  $\overline{E1}/\overline{E2}$  or  $\overline{WE}$  going HIGH to the end of the write cycle.
- 7. Data Out=Data In.
- 8.  $\overline{OE}$  is continuously low ( $\overline{OE}$ =VIL).
- 9. This parameter is guaranteed by design and not 100% tested.




# **TIMING DIAGRAMS (Cont.)**

WRITE CYCLE NO. 2 (E1 AND E2 Controlled), Notes 1, 2, and 8; Page 6



# WRITE CYCLE NO. 3 ( $\overline{W}$ Controlled; $\overline{OE}$ = LOW), Notes 1 and 2; Page 6




# VT6285H • VT6285HL ADVANCE INFORMATION VT6286H • VT6286HL

# LOW VCC DATA RETENTION CHARACTERISTICS (VT6285HL and VT6286HL only) TA=0°C to +70°C


Symbol	Parameter	Min	Тур	Max	Unit	Conditions
VDR	VCC for Data Retention	2.0			٧	Ē≥VCC -0.2 V,
ICCDR	Data Retention Current (VCC=3.0 V)		1	50	μА	VIN≥VCC -0.2 V or 0 V≤VIN≤0.2 V
tCDR	Chip Disable to Data Retention Time	0			ns	0 0 2 0 11 0 20.2 0
tR	Operation Recovery Time	tRC			ns	


# LOW VCC DATA RETENTION WAVEFORM (VT6285HL and VT6286HL only)



## **PACKAGE OUTLINES**

28-LEAD 300 MIL PLASTIC DIP






00-00000 4/88

#### NOTES: UNLESS OTHERWISE SPECIFIED.

- 1. LEAD FINISH: MATTE TIN PLATE OR LEAD/TIN SOLDER.
- 2. LEAD MATERIAL: ALLOY 42 OR COPPER.
- 3. CONTROLLING DIMENSIONS ARE METRIC, ALL METRIC DIMENSIONS ARE IN PARENTHESES.
- 4. PACKAGE LENGTH DOES NOT INCLUDE END FLASH BURR, WHICH IS .010 (0.254) MAX. AT EACH END.
- 5. TOLERANCE TO BE ± .005 (0.127).

### 28-LEAD 300 MIL SMALL OUTLINE "J-LEAD" (SOJ)



00-00000 4/88

#### NOTES: UNLESS OTHERWISE SPECIFIED.

- 1. LEAD FINISH: MATTE TIN PLATE OR LEAD/TIN SOLDER.
- 2. LEAD MATERIAL: COPPER.
- 3. CONTROLLING DIMENSIONS ARE METRIC, ALL METRIC DIMENSIONS ARE IN PARENTHESES.
- 4. DIMENSIONS DO NOT INCLUDE MOLD FLASH, WHICH IS .006 (0.152) MAX.
- 5. TOLERANCE TO BE ± .005 (0.127).

# **ORDER INFORMATION**

STIDELT III STIMATION								
Part Number	Access Time	Package						
VT6285H-15PC VT6285H-15JC VT6286H-15PC VT6286H-15JC	15 ns	Plastic DIP SOJ Plastic DIP SOJ						
VT6285HL-15PC VT6285HL-15JC VT6286HL-15PC VT6286HL-15JC	15 ns	Plastic DIP SOJ Plastic DIP SOJ						
VT6285H-20PC VT6285H-20JC VT6286H-20PC VT6286H-20JC	20 ns	Plastic DIP SOJ Plastic DIP SOJ						
VT6285HL-20PC VT6285HL-20JC VT6286HL-20PC VT6286HL-20JC	20 ns	Plastic DIP SOJ Plastic DIP SOJ						
VT6285H-25PC VT6285H-25JC VT6286H-25PC VT6286H-25JC	25 ns	Plastic DIP SOJ Plastic DIP SOJ						
VT6285HL-25PC VT6285HL-25JC VT6286HL-25PC VT6286HL-25JC	25 ns	Plastic DIP SOJ Plastic DIP SOJ						
VT6285H-35PC VT6285H-35JC VT6286H-35PC VT6286H-35JC	35 ns	Plastic DIP SOJ Plastic DIP SOJ						
VT6285HL-35PC VT6285HL-35JC VT6286HL-35PC VT6286HL-35JC	35 ns	Plastic DIP SOJ Plastic DIP SOJ						

#### Note:

Operating temperature range is from 0°C to +70°C.



# VT6285H • VT6285HL ADVANCE INFORMATION VT6286H • VT6286HL

### VLSI CORPORATE OFFICES

CORPORATE HEADQUARTERS • ASIC AND MEMORY PRODUCTS • VLSI Technology, Inc. • 1109 McKay Drive • San Jose, CA 95131 • 408-434-3100 APPLICATION SPECIFIC LOGIC AND GOVERNMENT PRODUCTS • VLSI Technology, Inc. • 8375 South River Parkway • Tempe, AZ 85284 • 602-752-8574

#### **VLSI SALES OFFICES** AND TECH CENTERS

ARIZONA

8375 South River Parkway Tempe. AZ 85284 602-752-6450 FAX 602-752-6001

CALIFORNIA

2235 Qume Dr San Jose, CA 95131 408-922-5200 FAX 408-943-9792 TELEX 278807 MAIL 1109 McKay Drive San Jose, CA 95131

6345 Balboa Blvd., Ste. 100 Encino, CA 91316 818-609-9981 FAX 818-609-0535

30 Corporate Park, Stes. 100-102 Irvine, CA 92714 714-250-4900 FAX 714-250-9041

FLORIDA

2200 Park Central N., Ste. 600 Pompano Beach, FL 33064 305-971-0404 FAX 305-971-2086

GEORGIA 2400 Pleasant Hill Rd., Ste 200 Duluth, GA 30136 404-476-8574 FAX 404-476-3790

ILLINOIS

3100 Higgins Rd., Ste. 155 Hoffman Estates, IL 60195 708-884-0500 FAX 708-884-9394 MARYLAND

124 Maryland Rte 3 N. Millersville, MD 21108 301-987-8777 FAX 301-987-4489

MASSACHUSETTS

261 Ballardvale St. Wilmington, MA 01887 508-658-9501 FAX 508-658-0423

NEW JERSEY 311C Enterprise Dr. Plainsboro, NJ 08536 609-799-5700 FAX 609-799-5720

TEXAS

REAAS 850 E. Arapaho Rd., Ste. 270 Richardson, TX 75081 214-231-6716 FAX 214-669-1413

**WASHINGTON**405 114th Ave. SE, Ste. 300
Bellevue, WA 98004
206-453-5414 FAX 206-453-5229

FRANCE

2, Allee des Garays F-91124 Palaiseau Cedex France 1-6447.04.79 TELEX visitr 600 759 F FAX 1-6447.04.80

GERMANY Rosenkavaliernlatz 10

D-8000 Muenchen 81 West Germany 89-92795-0 TELEX 521 4279 visid FAX 89-92795-145

HONG KONG Shui On Centre 2812-14 8 Harbour Road Hong Kong 011-852-865-3755 FAX 011-852-865-3159

ITALY

Filiale Italiana Centro Direzionale Colleoni Palazzo Cassiopea, 3 I-20041 Agrate Brianza (MI) 39-6056791 FAX 39-6056808

JAPAN

Shuwa-Kioicho-Park Building 3-6 Kioicho, Chiyoda-Ku Tokyo, Japan 102 81-3-262-0850 FAX 81-3-262-0881

UNITED KINGDOM

486-488 Midsummer Blvd. Saxon Gate West, Central Milton Keyes, MK9 2EQ United Kingdom 09 08/66 75 95 TELEX visiuk 825 135 FAX 09 08/67 00 27

#### VLSI SALES OFFICES

ALABAMA

2614 Artie St., Ste. 36 Huntsville, AL 35805 205-539-5513 FAX 205-536-8622

CONNECTICUT 850 North Main St., Bldg. 1, 2C

Wallingford, CT 06492 203-265-6698 FAX 203-265-3653

FLORIDA

5955 T. G. Lee Blvd., Ste. 170 Orlando, FL 32822 407-240-9604 FAX 407-855-2595

MINNESOTA

5871 Cedar Lake Rd., Ste. 9 St. Louis Park, MN 55416 612-545-1490 FAX 612-545-3489

NEW YORK

820 Cross Keys Office Park Fairport, NY 14450 716-223-0590 FAX 716-425-1112

NORTH CAROLINA

1000 Park Forty Plaza, Ste. 300 Durham, NC 27713 919-544-1891/92 FAX 919-544-6667

оню

4 Commerce Park Square 23200 Chagrin Blvd., Ste.600 Cleveland, OH 44122 216-292-8235 FAX 216-464-7609

OREGON

10300 S.W. Greenburg Rd., Ste. 365 Portland, OR 97223 503-244-9882 FAX 503-245-0375

TEXAS

9600 Great Hills Trail, Ste. 150W Austin, TX 78759 512-343-8191 FAX 512-343-2759

#### VLSI AUTHORIZED **DESIGN CENTERS**

COLORADO

SIS MICROELECTRONICS, INC. Langmont, 303-776-1667

MAINE QUADIC SYSTEMS, INC. South Portland, 207-871-8244

PENNSYLVANIA

INTEGRATED CIRCUIT SYSTEMS, INC. King of Prussia, 215-265-8690

EIRE AND U.K. PA TECHNOLOGY Herts, 76-3-61222

SYMBIONICS Cambridge, 22-3-3421025

FRANCE

CETIA Toulon Cedex, 9-42-12005

SOREP Chateaubourg, 99-623955

NORWAY NORKRETS AS Oslo, 47-2360677/8

#### **VLSI SALES** REPRESENTATIVES

CALIFORNIA CENTAUR CORP. Irvine, 714-261-2123

CENTAUR CORP. Calabazas, 818-704-1655 CENTAUR CORP.

San Diego, 619-278-4950 EMERGING TECHNOLOGY

San Jose, 408-263-9366 EMERGING TECHNOLOGY Cameron Park, 916-676-4387

COLORADO

LUSCOMBE ENGINEERING Longmont, 303-772-3342

IOWA SELTEC SALES

Cedar Rapids, 319-364-7660 KANSAS

ELECTRI-REP Overland Park, 913-649-2168

MARYLAND

DEŁTA III Columbia, 301-730-4700

MISSOURI

ELECTRI-REP St. Louis, 314-993-4421

NEW YORK bbd ELECTRONICS Rochester, 716-425-4101

OREGON

MICRO SALES, INC. Beaverton, 503-645-2841

UTAH

LUSCOMBE ENGINEERING Salt Lake City, 801-565-9885

WASHINGTON MICRO SALES, INC

Bellevue, 206-451-0568 CANADA

TECH-REP ELECTRONICS British Columbia, 604-432-1788 Montreal, 514-337-6046 Ottawa, 613-225-9186 Toronto, 416-890-2903 AUSTRALIA

ENERGY CONTROL Brisbane, 011-61-7-376-2955

ISRAEL

RDT ELECTRONICS ENG. LTD Tel-Aviv, 23-4832119

SINGAPORE DYNAMIC SYSTEMS PTE, LTD Singapore, 011-65-742-1986

THAILAND

TRON ELECTRONICS CO ETD Bangkok, 011-66-2589863

#### **VLSI DISTRIBUTORS**

United States represented by SCHWEBER ELECTRONICS except

ALABAMA Huntsville, 205-895-0480

**ARIZONA** Tempe, 602-431-0030

CALIFORNIA Calabasas, 818-880-9686 Irvine, 714-863-0200 Sacramento, 916-364-0222 San Diego, 619-495-0015 San Jose, 408-432-7171

COLORADO Englewood, 303-799-0258

CONNECTICUT Oxford, 203-264-4700

FLORIDA

Orlando/Tampa, 407-331-7555 Pompano Beach, 305-977-7511

GEORGIA Norcross, 404-449-9170

ILLINOIS Elk Grove Village, 708-330-2888

INDIANA

Indianapolis, 317-843-1050

**IOWA** Cedar Rapids, 319-373-1417

KANSAS Overland Park, 913-492-2921

MARYLAND

Columbia, 301-596-7800

MASSACHUSETTS

Bedford, 617-275-5100 MICHIGAN

Livonia, 313-525-8100

MINNESOTA Eden Praire, 612-941-5280

MISSOURI

Earth City, 314-739-0526

NEW HAMPSHIRE

Manchester, 603-625-2250 NEW JERSEY

Mt. Laurel, 201-273-7900

NEW YORK

Rochester, 716-424-2222 Westbury, 516-334-7474

NORTH CAROLINA Raleigh, 919-876-0000

оню

Beachwood, 216-464-2970 Dayton, 513-439-1800

OKLAHOMA Tulsa, 918-622-8003

OREGON

ALMAC ELECTRONICS CORP. Beaverton, 503-629-8090 PENNSYLVANIA

Horsham, 215-441-0600 Pittsburgh, 412-963-6804

**TEXAS** 

Austin, 512-339-0088 Dallas, 214-247-6300 Houston, 713-784-3600

WASHINGTON

ALMAC ELECTRONICS CORP. Bellevue, 206-643-9992 Spokane, 509-924-9500

WISCONSIN New Berlin, 414-784-9020

AUSTRIA THOMAS NEUROTH Wien, 222-825645

BELGIUM/LUXEMBURG

MICROTRON Mechelen, 215-212223 DENMARK

DELCO

Allerod, 4-277733

ENGLAND HAWKE COMPONENTS Sunbury-on-Thames, 1-9797799

KUDOS-THAME LTD Berks, 734-351010 QUARNDON ELECTRONICS Derby, 332-32651

FINI AND

COMDAX Helsinki, 80-670277 FRANCE

ASAP s.a. Montigny-le-Bretonneux, 1-30438233

GERMANY DATA MODUL GmbH

Muenchen, 89-560170 BIT-ELECTRONIC AG Muenchen, 89-4180070

HONG KONG

LESTINA INTERNATIONAL, LTD Tsimshatsur, 011-852-7351736 ITALY INTER-REP S.P.A.

Tarino, 11-2165901

JAPAN ASAHI GLASS CO. LTD Tokyo, 81-3-218-5854 TEKSEL COMPANY, LTD Takyo, 81-3-461-5311

TOKYO ELECTRON, LTD Tokyo, 81-423-33-8009 KOREA ANAM VLSI DESIGN CENTER

Seoul, 011-82-2-553-2106

**NETHERLANDS** TME Aa Heeswijk-Dinther, 4139-8895

SWEDEN TRACO AB

Farsta, 8-930000 SOUTH AMERICA - BRAZIL INTERNATIONAL TRADE

Palo Alto, 415-856-6686 SPAIN AND PORTUGAL SEMICONDUCTORES s.a Barcelona, 3-21723 40

**SWITZERLAND** DECTRO SWISS AG Zuerich, 1-3868686

TAIWAN PRINCETON TECH CORP Taipei, 011-886-2-717-1439

017453 🐰 🛶

1090

The information contained in this document has been carefully checked and is believed to be reliable. However, VLSI Technology, Inc. (VLSI) makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon, it. VLSI does not guarantee that the use of any information contained herein will not infringe upon the patent, trademark

copyright, mask work right or other rights of third parties.

and no patent or other license is implied hereby.

This document does not in any way extend VLSI's warranty on any product beyond that set forth in its standard terms and conditions of sale. VLSI Technology. Inc. reserves the right to make changes in the products or specifications, or both, presented in this publication at any time and without notice.

LIFE SUPPORT APPLICATIONS

VLSI's products are not intended for use as critical components in life support appliances, devices, or systems in which the failure of a VLSI product to perform could be expected to result in personal injury. 1990 VLSI Technology, Inc. Printed in U.S.A

10M 110185-001

VLSI Technology, Inc. • 1109 McKay Drive • San Jose, CA 95131 • 408-434-3100



# AN-138 SPICE-COMPATIBLE OF AMP

SPICE-COMPATIBLE OF AMP MACRO-MODELS

Precision Monolithics Inc.

## **APPLICATION NOTE 138**

## BY MARK ALEXANDER AND DEREK F. BOWERS

There is a definite trend towards a comprehensive circuit-simulation approach. We believe that 75 percent of all installed circuit simulators are being used for system, rather than IC, design. Almost all of these simulators are variants of SPICE. With the growth of the electronics industry, system engineers have come to need increasingly accurate models for an ever larger number of integrated circuits, especially the ubiquitous operational amplifier. However, the increasing speed and complexity of these IC devices has caused problems that were never anticipated by the original developers of SPICE.

Because of the large number of active devices in a typical op amp, circuit simulations that use only transistor-level models can take an unacceptable amount of time, particularly when the circuit contains several op amps. Even simple models of semiconductor devices consume a large amount of computing time because of the multiplicity of nonlinear equations involved. In some cases, the time needed for a complete simulation might exceed the time necessary to build an engineering prototype. Obviously, such a situation would completely defeat the whole purpose of using SPICE.

Fortunately, you can reduce simulation time by using a macro-model that represents the op amp as accurately as possible without using large numbers of transistors or other nonlinear devices. However, it is quite a challenge to design a macro-model that, for all intents and purposes, exactly mimics the real device. For an op amp model to be of real use to the circuit designer, it must not only accommodate all important DC parameters, but also provide a reasonbly close approximation of the AC characteristics over a region that extends well beyond the unity-gain crossover frequency.

## **EXISTING MACRO-MODELS ARE INADEQUATE**

Macro-models for many op amps already exist in the device libraries of several available software simulators. Most of these models are based on the original work done by Graeme Boyle and his colleagues (see Reference 1), who developed their macro-model during the mid-1970s to ease the CPU-time crunch on the already overloaded mainframe computers of the day. Boyle eliminated all but two transistors from his macro-

model. The two remaining devices formed the differential-input stage of the op amp; all subsequent stages were implemented with linear controlled sources, passive components, and diodes. The transistors in the input stage were retained because they facilitated the simulation of real-world effects such as bias currents and variation of output dV/dt with the differential input voltage.

Because Boyle's method greatly reduces the number of overall nonlinear elements, the simulation time required per amplifier also decreases substantially. The Boyle structure is certainly an improvement over a full transistor-level simulation, but the structure still has several deficiencies, which prompted the development of the new macro-model. The deficiencies are as follows:

- The Boyle model provides only two poles (and no zeroes) for shaping the frequency response of the complete amplifier – a configuration that is barely adequate for slower op amps, and completely insufficient for today's faster devices.
- All internally generated node voltages are referenced to ground, even if the amplifier is "floated" with respect to ground. This configuration is not representative of the true operation of an op amp – almost none of the available devices provide a ground reference.
- The output-terminal current flows out of a controlled source connected to ground, instead of from the power-supply rails as it would in a real amplifier. This feature completely precludes the simulation of circuits that depend on the amp's output current splitting correctly between the supply rails.

# IDEAL ELEMENTS CAN REDUCE COMPLEXITY

The circuit topology of the original Boyle model (Figure 1) was developed using two basic macro-modeling techniques (called simplification and build-up) that proved very useful in the development of the new macro-model as well.

The simplification technique successively reduces the complexity of major internal stages of the op amp by using simple ideal elements to replace real portions of the circuit. Therefore, you can expect a functional block that uses this approach to

#### LICENSE STATEMENT AND LIMITED WARRANTY

The OP-42 and OP-61 macro-models are protected under United States copyright laws and California trade secret laws. Precision Monolithics, Inc. hereby grants users of these macro-models, hereto referred to as the licensee, a nonexclusive, nontransferable license to use the OP-42 and OP-61 macro-models as long as the licensee abides by the terms of this agreement. Before using the OP-42 and OP-61 macro-models, the licensee should read this licensee. If the licensee does not accept these terms, this Data Sheet should be returned to PMI within 30 days.

The licensee agrees to treat these macro-models just like a book, except that the licensee may not loan, rent, lease, or license these macro-models, in whole, in part, or in modified form, to anyone outside the licensee's company. The licensee may modify the OP-42 and OP-61 macro-models to suit his specific applications, and the licensee may make copies of these macro-models for use within his company only.

These macro-models are provided solely and exclusively for use by PMI customers to assist them in the assessment of the OP-42 and OP-61 for possible applications. The OP-42 and OP-61 macro-models are provided "as is." PMI makes no warranty, either express or implied, including but not limited to any implied warranties or merchantability and fitness for a particular purpose using these macro-models. In no event will PMI be liable for special, collateral, incidental, or consequential damages in connection with or arising out of the use of these macro-models.

Although every effort has been made to ensure accuracy of the information contained in this application note, PMI assumes no responsibility for inadvertent errors. PMI reserves the right to make changes to the product and the macro-models without prior notice.

- \* PSpice is a registered trademark of MicroSim Corporation.
- " HSPICE is a tradename of Meta-Software, Inc.

Reprinted from EDN February 15, 1990 and EDN March 1, 1990 © CAHNERS PUBLISHING COMPANY, a division of Reed Publishing U.S.A.






FIGURE 1: A serious disadvantage to the Boyle op amp macro-model is that all voltages are referenced to ground.




FIGURE 2: The new op amp macro-model is inherently modular. You can cascade any of the building blocks to obtain any number of poles and zeroes in your op amp design.

closely resemble the actual circuit. In Figure 1, the model of the input stage is a good example of simplification. The model retains the differential-input characteristics of an emitter-coupled pair, but eliminates any active loads; it replaces the tail-current source with an ideal element; and it assumes the task of

generating the second amplifier pole. Adding a single capacitor  $(C_{\rm E})$  allows the model to provide a pole in this stage, and the reduction in overall component count makes the simulation run faster.