

Integrated Device Technology, Inc.

# CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

PRELIMINARY IDT7133SA/LA IDT7143SA/LA

### **FEATURES:**

- · High-speed access
  - Military: 35/45/55/70ns (max.)
  - Commercial: 25/35/45/55/70/ns (max.)
- · Low-power operation
  - IDT7133/43SA
    - Active: 500 mW (typ.)
  - Standby: 5mW (typ.)
- IDT7133/43LA
  - Active: 500mW (typ.)
  - Standby: 1mW (typ.)
- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- · On-chip port arbitration logic (IDT7133 only)
- BUSY output flag on IDT7133; BUSY input on IDT7143
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in 68-pin ceramic or plastic PGA, Flatpack, LCC and PLCC
- · Military product compliant to MIL-STD-883, Class B

## **DESCRIPTION:**

The IDT7133/7143 are high-speed 2K x 16 dual-port static


RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7143 "SLAVE" dual-port in 32-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 500mW of power at maximum access times as fast as 25ns. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 1mW for a 2V battery.

The IDT7133/7143 devices have identical pinouts. Each is packed on a 68-pin ceramic or plastic PGA, 68-pin LCC, 68-pin flatpack, and 68-pin PLCC.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



**MILITARY AND COMMERCIAL TEMPERATURE RANGES** 

SEPTEMBER 1990

# **PIN CONFIGURATIONS**



LCC/PLCC/FLATPACK
TOP VIEW

#### NOTES:

- Both Vcc pins must be connected to the supply to assure reliable operation.
- 2. Both GND pins must be connected to the supply to assure reliable operation.
- 3. UB = Upper Byte, LB = Lower Byte

	51	50	48	46	44	42	40	38	36	1
	A6L	A5L	A3L	A <sub>1</sub> L	BUSYL	CER	Aor	A <sub>2</sub> R	A4R	
53	52	49	47	45	43	41	39	37	35	34
AaL	A7L	A4L	<b>A</b> 2L	Aol	CEŁ	BUSYR	A1R	<b>A</b> 3R	A5R	AGR
55	54			L	l				32	33
A10L	AgL								A <sub>8</sub> R	A7R
57	56	1							30	31
R/WLLB	ŌĒL								A10R	AgR
59	58	1							28	29
Vcc <sup>(1)</sup>	R/WLUB								R/WRLB	ŌĒR
61	60	1			G68-1 &				26	27
I/O1L	I/OoL			PG	68-1 (PPC	GA)			GND <sup>(2)</sup>	R/WRUB
63	62	1							24	25
1/O3L	I/O2L								I/O14R	I/O 15R
65	64								22	23
I/O5L	I/O4L								I/O 12R	I/O13R
67	66	1							20	21
I/O7L	I/O6L								I/O 10R	I/O11R
68	1	3	5	7	9	11	13	15	18	19
I/O <sub>8</sub> L	I/O9L	I/O 11L	I/O 13L	I/O 15L	GND <sup>(2)</sup>	I/O1R	I/O3R	1/O5R	I/O8R	I/O9R
L	2	4	6	8	10	12	14	16	17	
<b>, *</b>	I/O 10L	I/O <sub>12L</sub>	I/O 14L	Vcc <sup>(1)</sup>	1/OoR	I/O2R	I/O4R	I/O6R	I/O7R	
in 1 / gnator A	В	С	D	E	F	G	н	J	K	L
					ramic or OP VIEW					2746 drw 04

- NOTES:

  1. Both Vcc pins must be connected to the supply to assure reliable operation.

  2. Both GND pins must be connected to the supply to assure reliable operation.

  3. UB = Upper Byte, LB = Lower Byte

# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°°C
Tstg	Storage Temperature	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	2.0	2.0	W
lout	DC Output Current	50	50	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	V1N = 0V	11	pF
Cout	Input/Output Capacitance	Vvo = 0V	11	рF

#### NOTE:

2746 thi 02

 This parameter is determined by device characterization but is not production tested.

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	ov	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	5.0V ± 10%

2746 tol 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE

1. Vil (min.) = -3.0V for pulse width less than 20ns.

2746 tbl 04

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, Vcc = 5.0V ± 10%)

				33SA 43SA	IDT71 IDT71		
Symbol	Parameter Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
[fLI]	Input Leakage Current	Vcc = 5.5V, Vin = 0V to Vcc		10		5	μА
lto	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	_	5	μА
Vol	Output Low Voltage (I/Oo-I/O15)	IOL = 4mA	_	0.4	_	0.4	٧
Vol	Open Drain Output Low Voltage (BUSY)	IOL = 16mA	_	0.5		0.5	٧
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	<u> </u>	٧

2746 tol 05

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(3) (Vcc = 5.0V ± 10%)

		Test			713: 714:	3x25 <sup>(1)</sup> 3x25 <sup>(1)</sup>	713: 714:	3x35 3x35		3x45 3x45		3×55 3×55		3x70 3x70	
Symbol	Parameter	Condition	Version	ı	Тур.(2)	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current	CE ≤ VIL Outputs Open	MIL.	S L	1	_	75 75	290 270	75 75	280 260	75 75	280 260	75 75	260 240	mA
	(Both Ports Active)	f = fMAX <sup>(4)</sup>	COM'L.	S L	100 100	280 260	80 80	260 240	75 75	260 240	75 75	240 220	75 75	240 220	
ISB1	Standby Current (Both Ports — TTL	CEL and CER≥ VIH f = fMAx <sup>(4)</sup>	MIL.	S	_	_	25 25	85 75	25 25	80 70	25 25	80 70	25 25	75 65	mA
	Level Inputs)		COM'L.	S	25 25	80 70	25 25	75 65	25 25	75 65	25 25	70 60	25 25	70 60	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ VIH f = fMAX <sup>(4)</sup>	MIL.	SL	-	1 1	50 50	190 170	50 50	180 160	50 50	180 160	50 50	170 150	mA
	Level Inputs)	Active Port Outputs Open	COM'L.	S	50 50	170 150	50 50	160 140	50 50	160 140	50 50	150 130	50 50	150 130	
ISB3	Full Standby Current (Both Ports —	Both Ports CEL & CER ≥ Vcc - 0.2V	MIL.	S L	=	- 1	1 0.2	30 10	1 0.2	30 10	1 0.2	30 10	1 0.2	30 10	mA
	CMOS Level Inputs)	VIN $\ge$ VCC - 0.2V or VIN $\le$ 0.2V, f = 0 <sup>(5)</sup>	COM'L.	S	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	1 0.2	15 4	
ISB4	Full Standby Current (One Port — All	One Port CEL or CER ≥ Vcc - 0.2V	MIL.	s	_	_	45	180	45	170	45	170	45 40	160	mA
	CMOS Level Inputs)	VIN ≥ VCC - 0.2V or VIN ≤ 0.2V	COM'L.	S	45	160	40 45	160 150	40 45	150 140	45	150 140	45	140	4
		Active Port Outputs Open, f = fMAX <sup>(4)</sup>		L	40	140	40	130	40	120	40	120	40	120	

## NOTES:

- 1. 0°C to +70°C temperature range only.
- 2. Vcc = 5V, TA = +25°C.
- 3. "x" in part number indicates power rating (SA or LA).
- 4. At f = fMAX, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

# DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES<sup>(1)</sup>


(LA Version Only) VLC = 0.2V, VHC = VCC - 0.2V

				IDT7133L	A/IDT7143LA	
Symbol	Parameter	Test Condit	tion	Min.	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0		V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	4000	μА
		VIN ≥ VHC or ≤ VLC	COM'L.	1	1500	
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time			0	_	ns
tH <sup>(3)</sup>	Operation Recovery Time	]		tRC <sup>(2)</sup>	_	ns
lt 1 <sup>(3)</sup>	Input Leakage Current	7			2	μА

NOTES:

- 1. Vcc = 2V, TA = +25°C
- 2. tac = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

# LOW VCC DATA RETENTION WAVEFORM



## **AC TEST CONDITIONS**

to the table to the	1 215 221
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2746 tbl 08




Figure 1. Output Load





Figure 2. Output Load (for tLz, tHz, twz, tow)



5V

Figure 3. BUSY Output Load (IDT7133 only)

\*Including scope and jig

2746 tbl 07

# 7

2746 tbl 09


# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(4)</sup>

		IDT713 IDT714	3x25 <sup>(2)</sup> 3x25 <sup>(2)</sup>		33x35 43x35		33x45 43x45		33x55 43x55		33x70 43x70	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE											
tRC	Read Cycle Time	25	_	35	_	45		55	_	70	_	ns
taa	Address Access Time	<u> </u>	25	_	35	_	45	_	55	_	70	ns
tace	Chip Enable Access Time		25	_	35	_	45	_	55	_	70	ns
taoe	Output Enable Access Time	_	15	_	20	_	25	_	30		40	ns
ton	Output Hold from Address Change	0	_	0	_	0		0	· —	0	_	ns
tLZ	Output Low Z Time <sup>(1, 3)</sup>	3	_	3	_	5	_	5	_	5	-	ns
tHZ	Output High Z Time <sup>(1, 3)</sup>		15		20	_	20		25	_	30	ns
tPU	Chip Enable to Power Up Time <sup>(3)</sup>	0	_	0		0	_	0	_	0		ns
tPD	Chip Disable to Power Down Time <sup>(3)</sup>	_	50	l	50	-	50	_	50	_	50	ns


### NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. This parameter is guaranteed but not tested.
- 4. "x" in part number indicates power rating (SA or LA).

# TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)



# TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE<sup>(1, 3)</sup>



## NOTES:

- R/W is high for Read Cycles.
- 2. Device is continuously enabled, CE = Vil.
- 3. Addresses valid prior to or coincident with CE transition low.
- 4. OE = VIL.

7.11 7

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(7)</sup>

		IDT713	3x25 <sup>(2)</sup> 3x25 <sup>(2)</sup>		33x35 43x35		33x45 43x45	1	33x55 43x55		33x70 43x70	
Symbol	, Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE				_							
twc	Write Cycle Time <sup>(4)</sup>	25		35		45	-	55	] _	70		ns
tew	Chip Enable to End of Write	20		25	_	35	_	45	-	55	_	ns
taw	Address Valid to End of Write	20	_	25	_	35	_	45	_	55	-	ns
tas	Address Set-up Time	0		0		0		0	_	0	_	ns
twp	Write Pulse Width <sup>(6)</sup>	20		25		35		45		55		ns
twa	Write Recovery Time	0		0	_	0	_	0	_	0	-	ns
tow	Data Valid to End of Write	15		20	_	20		25		30	_	ns
tHZ	Output High Z Time <sup>(1, 3)</sup>		15	_	20	_	20	_	20	_	25	ns
toH	Data Hold Time <sup>(5)</sup>	0		0		5		5		5	_	ns
twz	Write Enable to Output in High Z <sup>(1,3)</sup>		15	_	20	_	20	_	20		25	ns
tow	Output Active from End of Write <sup>(1, 3, 5)</sup>	3	_	3	_	3		3	_	3		ns

#### NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 0°C to +70°C temperature range only
- This parameter is guaranteed but not tested
- For MASTER/SLAVE combination, tWC = tBAA + tWR + tWP.
- The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW
- Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7)
- "x" in part number indicates power rating (SA or LA)

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE<sup>(8)</sup>

			3x25 <sup>(1)</sup>		33x35	IDT71	33x45	IDT71	33x55	IDT71	33x70	
		IDT714	3x25 <sup>(1)</sup>	IDT71	43x35	IDT71	43x45	IDT71	43x55	IDT71	43x70	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	MING (For MASTER IDT7133)											
tBAA	BUSY Access Time to Address	_	25	-	35		45	-	50	_	55	ns
tBDA	BUSY Disable Time to Address		20_		30_		40	-	40	_	45	ns
1BAC -	BUSY Access Time to Chip Enable		20		25		30		35		35	ns
tBDC	BUSY Disable Time to Chip Enable		20		20		25		30		30	ns
twoo	Write Pulse to Data Delay <sup>(2)</sup>		50		60		70	_	80	_	90	ns
tDDD	Write Data Valid to Read Data Delay(2)	1	35	-	45		55		65		80	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	Note 4		Note 4		Note 4		Note 4		Note 4	ns
tAPS	Arbitration Priority Set Up Time <sup>(4)</sup>	5	_	5	_	5	_	5	_	5	_	ns
BUSY INF	PUT TIMING (For SLAVE IDT7143)											
twB	Write to BUSY <sup>(5)</sup>	0	1	0	_	0	_	_	_	0	-	ns
twH	Write Hold After BUSY <sup>(6)</sup>	20	_	25	_	30	_	30	_	30	_	ns
tWDD	Write Pulse to Data Delay <sup>(7)</sup>		50_		60		70	_	80	_	90	ns
todo	Write Data Valid to Read Data Delay <sup>(7)</sup>	_	35		45		55	1	65		80	ns

### NOTES:

- 0°C to +70°C temperature range only.

  Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH BUSY (For Master IDT7133)" tBDD is calculated parameter and is greater of 0, twoo - twp (actual) or topo - tow (actual).

- To ensure that the earlier of the two ports wins.


  To ensure that the write cycle is inhibited during contention.

  To ensure that a write cycle is completed after contention.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORMOF READ WITH PORT-TO-PORT DELAY (For Slave IDT7143)\*
- "x" in part number indicates power rating (SA or LA).


2746 to 10

8

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1, 2, 3, 7)



# WRITE CYCLE NO. 2 (CE CONTROLLED TIMING)(1, 2, 3, 5)




- R/W or CE must be high during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a low CE and a low R/W.

  3. twn is measured from the earlier of CE or R/W going high to the end of write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.

  5. If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twe.
- 8. R/W for either upper or lower byte


# TIMING WAVEFORM OF READ WITH BUSY(1, 2, 3) (For MASTER IDT7133)



#### NOTES:

- To ensure that the earlier of the two ports wins.
- Write cycle parameters should be adhered to in order to ensure proper writing
- Device is continuously enabled for both ports.
- OE at LO for the reading port.


# TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1, 2, 3) (For SLAVE IDT7143)



## NOTES:

- Assume BUSY input at HI for the writing port, and OE at LO for the reading port.
   Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for both ports.


# TIMING WAVEFORM OF WRITE WITH BUSY INPUT (For SLAVE IDT7143)




7.11

10


# TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION CEL VALID FIRST:




# CER VALID FIRST:



# TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION<sup>(1)</sup> LEFT ADDRESS VALID FIRST:



#### RIGHT ADDRESS VALID FIRST:



NOTE: 1. CEL = CER = VIL

### **FUNCTIONAL DESCRIPTION:**

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected  $(\overline{CE})$  high). When a port is enabled, access to the entire memory array is pemitted. Each port has its own Output Enable control  $(\overline{OE})$ . In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

# ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}$  and  $\overline{CE}$  for

access; or (2) if the  $\overline{CE}$ s are low before an address match, onchip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation.

# DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL white another activates its BUSYR signal. Both sides are now busy and the CPUs will await indefinately for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER

TABLE I - NON-CONTENTION READ/WRITE CONTROL<sup>(4)</sup>

	LEF'	T OR RI	GHT PC	PRT <sup>(1)</sup>			
R/WLB	R/Wus	CE	ŌĒ	I/O0-7	I/O8-15	Function	
X	Х	Н	Х	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4	
Х	Х	н	Х	Z	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3	
L	L	L	Х	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into Memory <sup>(2)</sup>	
٦	H	L	L	DATAIN	DATAOUT	Data on Lower Byte Written into Memory <sup>(2)</sup> , Data in Memory Output on Upper Byte <sup>(3)</sup>	
H	L	L	L	DATAout	DATAIN	Data in Memory Output on Lower Byte <sup>(3)</sup> , Data on Upper Byte Written into Memory <sup>(2)</sup>	
L	Н	L	Н	DATAIN	Z	Data on Lower Byte Written into Memory <sup>(2)</sup>	
Н	L	L	Н	Z	DATAIN	Data on Upper Byte Written into Memory <sup>(2)</sup>	
Н	н	L	L	DATAOUT	DATAOUT	Data in Memory Output on Lower Byte and Upper Byte	
Н	н	L	Н	Z	Z	High Impedance Outputs	

#### NOTES:

1. AOL - A10L ≠ A0R - A10R

2. If BUSY = LOW, data is not written.

3. If BUSY = LOW, data may not be valid, see twoo and tooo timing.

4. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance, LB = Lower Byte, UB = Upper Bytle

2746 tb/ 12

2746 tol 12

# TABLE II — ARBITRATION(1)


LEFT PORT		RIGHT	PORT	FLAGS			
CEL	AOL - A1OL	CER	AOR - A10R	BUSYL	BUSYR	Function	
н	х	Н	×	н	Н	No Contention	
L	Any	Н	Х	Н	н	No Contention	
Н	Х	L	Any	Н	н	No Contention	
L	≠ A0R - A10R	L	≠ AoL - A1oL	Н	н	No Contention	
ADDRESS A	RBITRATION WI	TH CE LOW!	BEFORE ADDRE	ESS MATCH			
L	LV5R	L	LV5R	н	L	L-Port Wins	
L	RV5L	L	RV5L	L	н	R-Port Wins	
L	Same	L	Same	Н	L	Arbitration Resolved	
L	Same	L	Same	L	н	Arbitration Resolved	
CE ARBITRA	TION WITH ADD	RESS MATCH	I BEFORE CE				
LL5R	= A0R - A10R	LL5R	= AoL - A1oL	н	L	L-Port Wins	
RL5L	= A0R - A10R	RL5L	= Aol A1ol.	L	Н	R-Port Wins	
LW5R	= A0R - A10R	LW5R	= AoL - A10L	Н	L	Arbitration Resolved	
LW5R	= A0R - A10R	LW5R	= AoL - A1oL	L	Н	Arbitration Resolved	

NOTES:

H = HIGH, L = LOW, X = Don't Care
 LV5R = Left Address Valid ≥ 5ns before right address

RV5L = Right Address Valid ≥ 5ns before left address Same = Left and Right Address match within 5ns of each other LL5R = Left CE = LOW ≥ 5ns before Right CE RL5L = Right CE = LOW ≥ 5ns before Left CE LW5R = Left and Right CE = LOW within 5ns of each other


## 32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



### NOTES:

1. No arbitration in IDT7143 (SLAVE). BUSY-IN inhibits write in IDT7143 (SLAVE).

## **ORDERING INFORMATION**



2748 drw 19