

Integrated Device Technology, Inc.

CMOS DUAL-PORT RAMS 32K (2K x 16-BIT)

PRELIMINARY
IDT7133SA/LA
IDT7143SA/LA

FEATURES:

- High-speed access
 - Military: 35/45/55/70ns (max.)
 - Commercial: 25/35/45/55/70/ns (max.)
- Low-power operation
 - IDT7133/43SA
 - Active: 500 mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7133/43LA
 - Active: 500mW (typ.)
 - Standby: 1mW (typ.)
- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT7133 easily expands data bus width to 32 bits or more using SLAVE IDT7143
- On-chip port arbitration logic (IDT7133 only)
- BUSY output flag on IDT7133; BUSY input on IDT7143
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- TTL-compatible; single 5V ($\pm 10\%$) power supply
- Available in 68-pin ceramic or plastic PGA, Flatpack, LCC and PLCC
- Military product compliant to MIL-STD-883, Class B

RAMs. The IDT7133 is designed to be used as a stand-alone 16-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT7143 "SLAVE" dual-port in 32-bit-or-more word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic powerdown feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 500mW of power at maximum access times as fast as 25ns. Low-power (LA) versions offer battery backup data retention capability, with each port typically consuming 1mW for a 2V battery.


The IDT7133/7143 devices have identical pinouts. Each is packed on a 68-pin ceramic or plastic PGA, 68-pin LCC, 68-pin flatpack, and 68-pin PLCC.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

DESCRIPTION:

The IDT7133/7143 are high-speed 2K x 16 dual-port static

FUNCTIONAL BLOCK DIAGRAM



NOTES:

1. IDT7133 (MASTER): BUSY is open drain output and requires pull-up resistor. IDT7143 (SLAVE): BUSY is input.
2. LB = LOWER BYTE
3. UB = UPPER BYTE


CEMOS is a trademark of Integrated Device Technology, Inc.

2746 drw 01

MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1990

PIN CONFIGURATIONS




2748 drw 03

**LCC/PLCC/FLATPACK
 TOP VIEW**

NOTES:

1. Both Vcc pins must be connected to the supply to assure reliable operation.
2. Both GND pins must be connected to the supply to assure reliable operation.
3. UB = Upper Byte, LB = Lower Byte



NOTES:

1. Both V_{CC} pins must be connected to the supply to assure reliable operation.
2. Both GND pins must be connected to the supply to assure reliable operation.
3. UB = Upper Byte, LB = Lower Byte

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
Pr	Power Dissipation	2.0	2.0	W
IOUT	DC Output Current	50	50	mA

NOTE: 2746 tbl 01
 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
COUT	Input/Output Capacitance	VVO = 0V	11	pF

NOTE: 2746 tbl 02
 1. This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2746 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 2746 tbl 04
 1. VIL (min.) = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, $V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	IDT7133SA IDT7143SA		IDT7133LA IDT7143LA		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	—	5	μA
V _{OL}	Output Low Voltage (I/O ₀ -I/O ₁₅)	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OL}	Open Drain Output Low Voltage (BUSY)	I _{OL} = 16mA	—	0.5	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2746 tbl 05

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽³⁾ ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	7133x25 ⁽¹⁾ 7143x25 ⁽¹⁾		7133x35 7143x35		7133x45 7143x45		7133x55 7143x55		7133x70 7143x70		Unit			
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.				
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} \leq V_{IL}$ Outputs Open $f = f_{MAX}^{(4)}$	MIL.	S	—	—	75	290	75	280	75	280	75	260	mA		
				L	—	—	75	270	75	260	75	260	75	240			
			COM'L.	S	100	280	80	260	75	260	75	240	75	240		75	240
				L	100	260	80	240	75	240	75	220	75	220		75	220
I _{S1}	Standby Current (Both Ports — TTL Level Inputs)	\overline{CE}_L and $\overline{CE}_R \geq V_{IH}$ $f = f_{MAX}^{(4)}$	MIL.	S	—	—	25	85	25	80	25	80	25	75	mA		
				L	—	—	25	75	25	70	25	70	25	65			
			COM'L.	S	25	80	25	75	25	75	25	70	25	70		25	70
				L	25	70	25	65	25	65	25	60	25	60		25	60
I _{S2}	Standby Current (One Port — TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R \geq V_{IH}$ $f = f_{MAX}^{(4)}$ Active Port Outputs Open	MIL.	S	—	—	50	190	50	180	50	180	50	170	mA		
				L	—	—	50	170	50	160	50	160	50	150			
			COM'L.	S	50	170	50	160	50	160	50	150	50	150		50	150
				L	50	150	50	140	50	140	50	130	50	130		50	130
I _{S3}	Full Standby Current (Both Ports — CMOS Level Inputs)	Both Ports \overline{CE}_L & $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(5)}$	MIL.	S	—	—	1	30	1	30	1	30	1	30	mA		
				L	—	—	0.2	10	0.2	10	0.2	10	0.2	10			
			COM'L.	S	1	15	1	15	1	15	1	15	1	15		1	15
				L	0.2	4	0.2	4	0.2	4	0.2	4	0.2	4		0.2	4
I _{S4}	Full Standby Current (One Port — All CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port Outputs Open, $f = f_{MAX}^{(4)}$	MIL.	S	—	—	45	180	45	170	45	170	45	160	mA		
				L	—	—	40	160	40	150	40	150	40	140			
			COM'L.	S	45	160	45	150	45	140	45	140	45	140		45	140
				L	40	140	40	130	40	120	40	120	40	120		40	120

2746 tbl 06

NOTES:

- 0°C to +70°C temperature range only.
- $V_{CC} = 5V, T_A = +25^\circ C$.
- "x" in part number indicates power rating (SA or LA).
- At $f = f_{MAX}$, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/t_{RC}, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change. Applies only to inputs at CMOS level standby.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES⁽¹⁾

(LA Version Only) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$


Symbol	Parameter	Test Condition	IDT7133LA/IDT7143LA		Unit
			Min.	Max.	
V _{DR}	V _{CC} for Data Retention	V _{CC} = 2V	2.0	—	V
I _{CCDR}	Data Retention Current	$\overline{CE} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	MIL.	4000	μA
			COM'L.	1500	
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time		0	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	ns
I _I ⁽³⁾	Input Leakage Current		—	2	μA

NOTES:

- V_{CC} = 2V, T_A = +25°C
- t_{RC} = Read Cycle Time
- This parameter is guaranteed but not tested.

2746 tbl 07

LOW V_{CC} DATA RETENTION WAVEFORM



2746 drw 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1, 2 & 3

2746 tbl 08




Figure 1. Output Load




Figure 2. Output Load
(for t_{LZ}, t_{HZ}, t_{WZ}, t_{OW})

*Including scope and jig




Figure 3. BUSY Output Load
(IDT7133 only)

2746 drw 08

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁴⁾


Symbol	Parameter	IDT7133x25 ⁽²⁾		IDT7133x35		IDT7133x45		IDT7133x55		IDT7133x70		Unit
		IDT7143x25 ⁽²⁾		IDT7143x35		IDT7143x45		IDT7143x55		IDT7143x70		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE												
t _{RC}	Read Cycle Time	25	—	35	—	45	—	55	—	70	—	ns
t _{AA}	Address Access Time	—	25	—	35	—	45	—	55	—	70	ns
t _{ACE}	Chip Enable Access Time	—	25	—	35	—	45	—	55	—	70	ns
t _{AOE}	Output Enable Access Time	—	15	—	20	—	25	—	30	—	40	ns
t _{OH}	Output Hold from Address Change	0	—	0	—	0	—	0	—	0	—	ns
t _{LZ}	Output Low Z Time ^(1, 3)	3	—	3	—	5	—	5	—	5	—	ns
t _{HZ}	Output High Z Time ^(1, 3)	—	15	—	20	—	20	—	25	—	30	ns
t _{PU}	Chip Enable to Power Up Time ⁽³⁾	0	—	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ⁽³⁾	—	50	—	50	—	50	—	50	—	50	ns

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
2. 0°C to +70°C temperature range only.
3. This parameter is guaranteed but not tested.
4. "x" in part number indicates power rating (SA or LA).


2746 tbl 09

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1, 2, 4)



2746 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(1, 3)



2746 drw 08

NOTES:

1. R/W is high for Read Cycles.
2. Device is continuously enabled, CE = V_{IL}.
3. Addresses valid prior to or coincident with CE transition low.
4. OE = V_{IL}.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁷⁾

Symbol	Parameter	IDT7133x25 ⁽²⁾		IDT7133x35		IDT7133x45		IDT7133x55		IDT7133x70		Unit
		IDT7143x25 ⁽²⁾		IDT7143x35		IDT7143x45		IDT7143x55		IDT7143x70		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE												
tWC	Write Cycle Time ⁽⁴⁾	25	—	35	—	45	—	55	—	70	—	ns
tEW	Chip Enable to End of Write	20	—	25	—	35	—	45	—	55	—	ns
tAW	Address Valid to End of Write	20	—	25	—	35	—	45	—	55	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width ⁽⁶⁾	20	—	25	—	35	—	45	—	55	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	15	—	20	—	20	—	25	—	30	—	ns
tHZ	Output High Z Time ^(1, 3)	—	15	—	20	—	20	—	20	—	25	ns
tDH	Data Hold Time ⁽⁵⁾	0	—	0	—	5	—	5	—	5	—	ns
tWZ	Write Enable to Output in High Z ^(1, 3)	—	15	—	20	—	20	—	20	—	25	ns
tOW	Output Active from End of Write ^(1, 3, 5)	3	—	3	—	3	—	3	—	3	—	ns

NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 0°C to +70°C temperature range only
- This parameter is guaranteed but not tested
- For MASTER/SLAVE combination, tWC = tBAA + tWR + tWP.
- The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7)
- "x" in part number indicates power rating (SA or LA)

2746 tbl 10

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE⁽⁸⁾


Symbol	Parameter	IDT7133x25 ⁽¹⁾		IDT7133x35		IDT7133x45		IDT7133x55		IDT7133x70		Unit
		IDT7143x25 ⁽¹⁾		IDT7143x35		IDT7143x45		IDT7143x55		IDT7143x70		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (For MASTER IDT7133)												
tBAA	BUSY Access Time to Address	—	25	—	35	—	45	—	50	—	55	ns
tBDA	BUSY Disable Time to Address	—	20	—	30	—	40	—	40	—	45	ns
tBAC	BUSY Access Time to Chip Enable	—	20	—	25	—	30	—	35	—	35	ns
tBDC	BUSY Disable Time to Chip Enable	—	20	—	20	—	25	—	30	—	30	ns
tWDD	Write Pulse to Data Delay ⁽²⁾	—	50	—	60	—	70	—	80	—	90	ns
tDDD	Write Data Valid to Read Data Delay ⁽²⁾	—	35	—	45	—	55	—	65	—	80	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	—	Note 4	—	Note 4	—	Note 4	—	Note 4	—	Note 4	ns
tAPS	Arbitration Priority Set Up Time ⁽⁴⁾	5	—	5	—	5	—	5	—	5	—	ns
BUSY INPUT TIMING (For SLAVE IDT7143)												
tWB	Write to BUSY ⁽⁵⁾	0	—	0	—	0	—	—	—	0	—	ns
tWH	Write Hold After BUSY ⁽⁶⁾	20	—	25	—	30	—	30	—	30	—	ns
tWDD	Write Pulse to Data Delay ⁽⁷⁾	—	50	—	60	—	70	—	80	—	90	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁷⁾	—	35	—	45	—	55	—	65	—	80	ns

NOTES:

- 0°C to +70°C temperature range only.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH BUSY (For Master IDT7133)".
- tBDD is calculated parameter and is greater of 0, tWDD - tWP (actual) or tDDD - tDW (actual).
- To ensure that the earlier of the two ports wins.
- To ensure that the write cycle is inhibited during contention.
- To ensure that a write cycle is completed after contention.
- Port-to-port delay through RAM cells from writing port to reading port, refer to "TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY (For Slave IDT7143)".
- "x" in part number indicates power rating (SA or LA).


2746 tbl 11

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/\bar{W} CONTROLLED TIMING)^(1, 2, 3, 7)



2746 drw 09

WRITE CYCLE NO. 2 ($\bar{C}\bar{E}$ CONTROLLED TIMING)^(1, 2, 3, 5)




2746 drw 10

NOTES:

1. R/\bar{W} or $\bar{C}\bar{E}$ must be high during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a low $\bar{C}\bar{E}$ and a low R/\bar{W} .
3. t_{WR} is measured from the earlier of $\bar{C}\bar{E}$ or R/\bar{W} going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the $\bar{C}\bar{E}$ low transition occurs simultaneously with or after the R/\bar{W} low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 500\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
7. If $\bar{O}\bar{E}$ is low during a R/\bar{W} controlled write cycle, the write pulse width must be the larger of t_{WP} or ($t_{WZ} + t_{OW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If $\bar{O}\bar{E}$ is high during an R/\bar{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
8. R/\bar{W} for either upper or lower byte.

TIMING WAVEFORM OF READ WITH $\overline{\text{BUSY}}^{(1, 2, 3)}$ (For MASTER IDT7133)




2746 drw 11

NOTES:

1. To ensure that the earlier of the two ports wins.
2. Write cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{\text{OE}}$ at LO for the reading port.

TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY^(1, 2, 3) (For SLAVE IDT7143)




2746 drw 12

NOTES:

1. Assume $\overline{\text{BUSY}}$ input at HI for the writing port, and $\overline{\text{OE}}$ at LO for the reading port.
2. Write cycle parameters should be adhered to in order to ensure proper writing.
3. Device is continuously enabled for both ports.


TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ INPUT (For SLAVE IDT7143)



2746 drw 13


TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, \overline{CE} ARBITRATION

\overline{CE}_L VALID FIRST:



2748 drw 14


\overline{CE}_R VALID FIRST:



2748 drw 15


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION⁽¹⁾

LEFT ADDRESS VALID FIRST:



2748 drw 16

RIGHT ADDRESS VALID FIRST:



2748 drw 17

NOTE:
 1. $\overline{CE}_L = \overline{CE}_R = V_{IL}$

7

FUNCTIONAL DESCRIPTION:

The IDT7133/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table 1.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION:

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active \overline{BUSY} flag will be set for the delayed port.

The \overline{BUSY} flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's \overline{BUSY} flag. \overline{BUSY} is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has \overline{BUSY} set LOW. The delayed port will have access when \overline{BUSY} goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip control logic arbitrates between \overline{CEL} and \overline{CER} for

access; or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's \overline{BUSY} flag is set and will reset when the port granted access completes its operation.

DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION:

Expanding the data bus width to 32 bits or more in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its \overline{BUSYL} while another activates its \overline{BUSYR} signal. Both sides are now busy and the CPUs will await indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has \overline{BUSY} inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the \overline{BUSY} input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past \overline{BUSY} to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to \overline{BUSY} from the MASTER.

TABLE I – NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

LEFT OR RIGHT PORT ⁽¹⁾						Function
R/WLB	R/WUB	\overline{CE}	\overline{OE}	I/O ₀₋₇	I/O ₈₋₁₅	
X	X	H	X	Z	Z	Port Disabled and in Power Down Mode, ISB ₂ , ISB ₄
X	X	H	X	Z	Z	$\overline{CER} = \overline{CEL} = H$, Power Down Mode, ISB ₁ or ISB ₃
L	L	L	X	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into Memory ⁽²⁾
L	H	L	L	DATAIN	DATAOUT	Data on Lower Byte Written into Memory ⁽²⁾ , Data in Memory Output on Upper Byte ⁽³⁾
H	L	L	L	DATAOUT	DATAIN	Data in Memory Output on Lower Byte ⁽³⁾ , Data on Upper Byte Written into Memory ⁽²⁾
L	H	L	H	DATAIN	Z	Data on Lower Byte Written into Memory ⁽²⁾
H	L	L	H	Z	DATAIN	Data on Upper Byte Written into Memory ⁽²⁾
H	H	L	L	DATAOUT	DATAOUT	Data in Memory Output on Lower Byte and Upper Byte
H	H	L	H	Z	Z	High Impedance Outputs

NOTES:

1. A_{0L} - A_{10L} ≠ A_{0R} - A_{10R}
2. If $\overline{BUSY} = \text{LOW}$, data is not written.
3. If $\overline{BUSY} = \text{LOW}$, data may not be valid, see t_{W00} and t_{DD0} timing.
4. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance, LB = Lower Byte, UB = Upper Byte

TABLE II — ARBITRATION⁽¹⁾

LEFT PORT		RIGHT PORT		FLAGS		Function
\overline{CE}_L	A _{0L} - A _{10L}	\overline{CE}_R	A _{0R} - A _{10R}	BUSYL	BUSYR	
H	X	H	X	H	H	No Contention
L	Any	H	X	H	H	No Contention
H	X	L	Any	H	H	No Contention
L	\neq A _{0R} - A _{10R}	L	\neq A _{0L} - A _{10L}	H	H	No Contention
ADDRESS ARBITRATION WITH \overline{CE} LOW BEFORE ADDRESS MATCH						
L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved
\overline{CE} ARBITRATION WITH ADDRESS MATCH BEFORE \overline{CE}						
LL5R	\neq A _{0R} - A _{10R}	LL5R	\neq A _{0L} - A _{10L}	H	L	L-Port Wins
RL5L	\neq A _{0R} - A _{10R}	RL5L	\neq A _{0L} - A _{10L}	L	H	R-Port Wins
LW5R	\neq A _{0R} - A _{10R}	LW5R	\neq A _{0L} - A _{10L}	H	L	Arbitration Resolved
LW5R	\neq A _{0R} - A _{10R}	LW5R	\neq A _{0L} - A _{10L}	L	H	Arbitration Resolved


NOTES:

- H = HIGH, L = LOW, X = Don't Care
LV5R = Left Address Valid \geq 5ns before right address
RV5L = Right Address Valid \geq 5ns before left address
Same = Left and Right Address match within 5ns of each other

- LL5R = Left \overline{CE} = LOW \geq 5ns before Right \overline{CE}
RL5L = Right \overline{CE} = LOW \geq 5ns before Left \overline{CE}
LW5R = Left and Right \overline{CE} = LOW within 5ns of each other

2746 tbl 12

32-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS




2746 dw 18

NOTES:

- No arbitration in IDT7143 (SLAVE). \overline{BUSY} -IN inhibits write in IDT7143 (SLAVE).

ORDERING INFORMATION



2748 drw 19