

# TC74HCT245AP/AF/AFW

# TC74HCT640AP/AF

# TC74HCT643AP/AF/AFW

## OCTAL BUS BUFFER

TC74HCT245AP/AF/AFW 3-STATE, NON-INVERTING  
 TC74HCT640AP/AF 3-STATE, INVERTING  
 TC74HCT643AP/AF/AFW 3-STATE, INVERTING AND NON-INVERTING

The TC74HCT245A, HCT640A and HCT643A are high speed CMOS OCTAL BUS TRANSCEIVERS fabricated with silicon gate C<sup>2</sup>MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Their inputs are compatible with TTL, NMOS, and CMOS output voltage levels.


They are intended for two-way asynchronous communication between data busses. The direction of date transmission is determined by the level of the DIR input.

The enable input ( $\bar{G}$ ) can be used to disable the device so that the busses are effectively isolated.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

## FEATURES:


- High Speed .....  $t_{pd}=10\text{ns}(\text{typ.})$  at  $V_{CC}=5\text{V}$
- Low Power Dissipation .....  $I_{CC}=4\mu\text{A}(\text{Max.})$  at  $TA=25^\circ\text{C}$
- Compatible with TTL outputs .....  $V_{IL}=0.8\text{V}(\text{Max.}), V_{IH}=2.0(\text{Min.})$
- Wide Interfacing ability ..... LSTTL, NMOS, CMOS
- Output Drive Capability ..... 15 LSTTL Loads
- Symmetrical Output Impedance .....  $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays .....  $t_{PLH}=t_{PHL}$
- Pin and Function Compatible with 74LS245,640,643



## APPLICATION NOTES

- 1) Do not apply a signal to any bus terminal when it is the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.


## PIN ASSIGNMENT(TOP VIEW)




TC74HCT245AP/AF/AFW 640AP/AF 643AP/AF/AFW-1

IEC LOGIC SYMBOL


TC74HCT245A



TC74HCT640A



TC74HCT643A



TRUTH TABLE

INPUTS		FUNCTION		OUTPUTS		
$\bar{G}$	DIR	A BUS	B BUS	HCT245A	HCT640A	HCT643A
L	L	OUTPUT	INPUT	$A=B$	$A=\bar{B}$	$A=B$
L	H	INPUT	OUTPUT	$B=A$	$B=\bar{A}$	$B=\bar{A}$
H	X	High Impedance		Z	Z	Z

X : "H" or "L"

Z : High Impedance

## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V <sub>CC</sub>	-0.5 ~ 7	V
DC Input Voltage	V <sub>IN</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
DC Output Voltage	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> + 0.5	V
Input Diode Current	I <sub>IK</sub>	±20	mA
Output Diode Current	I <sub>OK</sub>	±20	mA
DC Output Current	I <sub>OUT</sub>	±25	mA
DC V <sub>CC</sub> /Ground Current	I <sub>CC</sub>	±50	mA
Power Dissipation	P <sub>D</sub>	500(DIP)*/180(MFP)	mW
Storage Temperature	T <sub>STG</sub>	-65 ~ 150	°C
Lead Temperature 10sec	T <sub>L</sub>	300	°C

\*500mW in the range of Ta = -40°C ~ 65°C. From Ta=65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V <sub>CC</sub>	4.5~5.5	V
Input Voltage	V <sub>IN</sub>	0~V <sub>CC</sub>	V
Output Voltage	V <sub>OUT</sub>	0~V <sub>CC</sub>	V
Operating Temperature	T <sub>OPR</sub>	-40~85	°C
Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	0~500	ns

## DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~ 85°C		UNIT		
			V <sub>CC</sub>	MIN.	TYP.	MAX.	MIN.			
High-Level Input Voltage	V <sub>IH</sub>		4.5 ↓ 5.5	2.0	—	—	2.0	—	V	
Low-Level Input Voltage	V <sub>IL</sub>		4.5 ↓ 5.5	—	—	0.8	—	0.8	V	
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 μA I <sub>OH</sub> = -6 mA	4.5 4.5	4.4 4.18	4.5 4.31	— —	4.4 4.13	— —	V
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA I <sub>OL</sub> = 6 mA	4.5 4.5	— —	0.0 0.17	0.1 0.26	— —	0.1 0.33	V
3-State Output Off-State Current	I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND	5.5	—	—	±0.5	—	±5.0	μA	
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	—	—	±0.1	—	±1.0	μA	
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	—	—	4.0	—	40.0	μA	
	ΔI <sub>CC</sub>	Per input: V <sub>IN</sub> = 0.5V or 2.4V Other input: V <sub>CC</sub> or GND	5.5	—	—	2.0	—	2.9	mA	

**AC ELECTRICAL CHARACTERISTICS (Input  $t_r=t_f=6\text{ns}$ )**

PARAMETER	SYMBOL	TEST CONDITION	CL	$V_{CC}$	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	$t_{TJH}$ $t_{THL}$		50	4.5 5.5	—	7 6	12 11	—	15 14	
Propagation Delay Time	$t_{PLH}$		50	4.5 5.5	—	13 11	22 20	—	28 25	ns
	$t_{PHL}$		150	4.5 5.5	—	18 16	30 27	—	38 34	
3-State Output Enable Time	$t_{PZL}$	$R_L = 1\text{k}\Omega$	50	4.5 5.5	—	19 16	30 27	—	38 34	
	$t_{PZH}$		150	4.5 5.5	—	24 22	38 34	—	48 43	
3-State Output Disable Time	$t_{PLZ}$ $t_{PHZ}$	$R_L = 1\text{k}\Omega$	50	4.5 5.5	—	17 16	30 27	—	38 34	
Input Capacitance	$C_{IN}$	DIR, G			—	5	10	—	10	pF
Bus Input Capacitance	$C_{I/O}$	An, Bn			—	13	—	—	—	
Power Dissipation Capacitance	$C_{PD}(1)$	TC74HCT245A			—	41	—	—	—	
		TC74HCT640A/T643A			—	39	—	—	—	

Note (1):  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{op})} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 8 (\text{per bit})$$