



Quad, 12-Bit, Low-Power Voltage Output D/A Converter

- Four 12-Bit DAC's on a Single Chip
- Low Power 30 mW (8mW/DAC)
- Double-Buffered Inputs
- Voltage Outputs
- Midscale Preset, Zero Volts Out
- 250kHz 4-Quadrant Multiplying Bandwidth
- 28-pin PLCC, SOIC and Plastic DIP Packages



DESCRIPTION...

The **SP9604** is a very low power replacement for the popular SP9345, Quad 12-Bit Digital-to-Analog Converter. It features $\pm 4.5 \text{V}$ output swings when using $\pm 5 \text{volt}$ supplies. The converter is double-buffered for easy microprocessor interface. Each 12-bit DAC is independently addressable and may be simultaneously updated using a single transfer command. The output settling-time is specified at $30 \mu s$. The **SP9604** is available in 28-pin SOIC, PLCC and plastic DIP packages, specified over commercial and industrial temperature ranges.





ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{DD} - GND	0.3V.+6.0V
V - GND	TU 3A, 48 UA
V.88 - CIND	
V _m - V _{co}	
V ₀₀ · V ₃₈ · V _{REF} · · · · · · · · · · · · · · · · · · ·	V V
*REF	V V
D _N	Y _{SS} , V _{DD}
Power Dissipation	
Plastic DIP	375mW
(derate 7mW/°C above +70°C)	
Plastic LCC	275m)N
(derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	



CAUTION:
ESD (ElectroStatic Discharge) sensitive device. Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be properly grounded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

SPECIFICATIONS

(Typical @ 25°C, T _{MN} ≤ T_A≤T_{MX}; V_{DD} = +5V, V_{SS} = -5V, V_{REF} = +3V; CMOS logic level digital inputs; specifications apply to all grades unless otherwise noted.)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DIGITAL INPUTS					***
Logic Levels					
V _H	2.4	i		Volts	
V _L			0.8	Volts	
4 Quad, Bipolar Coding	(Offset Bina	ry		
REFERENCE INPUT	}				
Voltage Range		±3	±4.5	Volts	
Input Resistance	1.5	2.2		kΩ	D, = 1,877; code dependen
SWITCHING CHARACTERIS	STICS				
Strobe Width	120			ns	
Data Set-up Time	125	1		ns	
Data Hold Time	0			ns	
ANALOG OUTPUT					
Gain					
-B, -K		±0.5	±2.0	LSB	$V_{AEF} = \pm 3V$; Note 3
-A, -J		±1.0	±4.0	LSB	$V_{\text{NEF}} = \pm 3V$; Note 3
	1	±1.0	±5.0	LSB	$V_{REF} = \pm 4.5V$; Note 3
Initial Offset Bipolar		±0.25	±3.0	LSB	$D_{H} = 2,048$
Voltage Range Bipolar		±3.0	±4.5	Volts	V +9V
Output Current	±5.0 ±0.5			mA mA	$V_{\text{ref}} = \pm 3V$ $V_{\text{ref}} = \pm 4.5V$
	10.5				V _{REF} = 14.5 V
STATIC PERFORMANCE				Dir.	
Resolution	12			Bits	
Integral Linearity		±0.25	±0.5	LSB	V _{ee} = ±3V; Note 3
-B, -K		±0.25	±0.5 ±1.0	LSB	$V_{REF} = \pm 3V$; Note 3 $V_{REF} = \pm 3V$; Note 3
-A, -J		±0.5	±3.0	LSB	$V_{\text{ner}} = \pm 30$, Note 3 $V_{\text{ner}} = \pm 4.5V$; Note 3
Differential Linearity		10.5	±3.0	LOD	V _{REF} = ±4.5 V, 14000 U
-BK		±0.25	±0.75	LSB	
-Б, -К -А, -J	ŀ	±0.25	±1.0	LSB	
Monotonicity		Guarantee			
DYNAMIC PERFORMANCE	ļ				· · · · · · · · · · · · · · · · · · ·
Settling Time					
Small Signal		4		μs	to 0.024%
Full Scale		30		μs	to 0.024%
Slew Rate	1	0.3		V/µs	
** **	1			·	



SPECIFICATIONS (continued)


(Typical @ 25°C, T way, 5 T x5T xxx, V yo = +5V, V ss = -5V, V yer = +3V; CMOS logic level digital inputs; specifications apply to all grades unless otherwise noted.)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
STABILITY					
Gain		15		ppm/°C	t _{um} to t _{um}
Bipolar Zero		15		ppm/°C	t to t
POWER REQUIREMENTS					
V _{DD} -J, -K -A -B					+5V, ±3%; Note 4
55–J, –K		3	4	mA	
		3	6.5	mA	
V _{ss} _J, _K _A _B					-5V, ±3%; Note 4
-J, −K		3	4	mA	
л,о		3	6.5	mA	
Power Dissipation		30		mW	•
ENVIRONMENTAL AND ME	CHANICA	L			
Operating Temperature					
-J, -K	0	·	+70		
-A, -B	-40		+85	°C ∣	
Storage	-60		+150		
Package					
P	28-p	oin Plastic	DIP		
L S		in Plastic		'	
S	2	8-pin SOI	C		

Notes:

- 1. Integral Linearity, for the SP9604, is measured as the arithmetic mean value of the magnitudes of the greatest positive deviation and the greatest negative deviation from the theoretical value for any given input condition.
- 2. Differential Linearity is the deviation of an output step from the theoretical value of 1 LSB for any two adjacent digital input codes.
- 1 LSB = 2*V_{REF}/4,096. V_{REF} = 0V. 3.
- 4.

PINOUT — 28-PIN PLASTIC LCC



PIN ASSIGNMENTS

Pin 1 — V_{OUT4} — Voltage Output from DAC4.

Pin 2 — V_{ss} — –5V Power Supply Input.

Pin 3 — V_{DD} — +5V Power Supply Input.

Pin 4 — CLR — Clear. Gated with XFER (pin 10). Active low. Clears all DAC outputs to 0V.

Pin 5 — REF IN — Reference Input for DACs.

Pin 6 — GND — Ground.


Pin 7 — B1/B2 — Byte 1/Byte 2 — Selects Data Input Format. A logic "1" on pin 7 selects the 12-bit mode, and all 12 data bits are presented to the DAC(s) unchanged; a logic "0" selects the 8-bit mode, and the four LSBs are connected to the four MSBs, allowing an 8-bit MSB-justified interface.

Pins 8 and 9 — A_0 & A_1 — Address for DAC Selection. $A_0/A_1 = 0/0 = DAC1$; 0/1 = DAC2; 1/0 = DAC3; 1/1 = DAC4.

Pin 10 — XFER — Transfer. Gated with WR2 (pin 11); loads all DAC registers simultaneously. Active low.

Pin 11 — WR2 — Write Input 2 — In conjunction with XFER (pin 10), controls the transfer of data from the first set of latches to the second. In conjunction with CLR (pin 4), the second latch is reset to all 0's, and the DAC output will settle to 0V output.

PINOUT --- 28-PIN PLASTIC DIP & SOIC



Pin 12 — WR1 — Write Input1 — In conjunction with Chip Select (pin 13), enables DAC selection, and controls the transfer of data from the input bus to the first set of latches.

Pin 13 — CS — Chip Select — Enables writing data to input latches and/or transferring data from input to secondary latches, and DAC(s).

Pin 14 — V_{OLT1} — Voltage Output from DAC1.

Pin 15 — V_{OLTI2} — Voltage Output from DAC2.

Pin 16 — DB₁₁ — Data Bit 11; Most Significant Bit.

Pin 17 — DB₁₀ — Data Bit 10.

Pin 18 — DB_o — Data Bit 9.

Pin 19 — DB_e — Data Bit 8.

Pin 20 — DB_{τ} — Data Bit 7.

Pin 21 — DB_6 — Data Bit 6.

Pin 22 — DB₅ — Data Bit 5.

Pin 23 — DB_4 — Data Bit 4.

Pin 24 — DB_3 — Data Bit 3.

Pin 25 — DB_2 — Data Bit 2.

Pin 26 — DB_1 — Data Bit 1.

Pin 27 — DB₀ — Data Bit 0.

Pin 28 — V_{OLTS} — Voltage Output from DAC3.

FEATURES...

The **SP9604** is a low–power replacement for the popular SP9345, Quad 12-Bit Digital-to-Analog Converter. This Dual, Voltage Output, 12-Bit Digital-to-Analog Converter features ±4.5V output swings when using ±5volt supplies. The input coding format used is standard offset binary. (Please refer to *Table 1*.)

The converterutilizes double-buffering on each of the 12 parallel digital inputs, for easy microprocessor interface. Each 12-bit DAC is independently addressable and may be simultaneously updated using a single XFER command. The output settling-time is specified at 30µs to full 12-bit accuracy when driving a 5Kohm, 50pf load combination. The SP9604, Quad 12-Bit Digital-to-Analog Converter is ideally suited for applications such as ATE, process controllers, robotics, and instrumentation. The SP9604 is available in 28-pin plastic leadless chip carrier (PLCC), plastic DIP or SOIC packages, specified over the commercial (0°C to +70°C) and industrial (-40°C to +85°C) temperature ranges.

THEORY OF OPERATION

The SP9604 consists of five main functional blocks — input data multiplexer, DAC registers, control logic, four 12-bit D/A converters, and four bipolar output voltage amplifiers. The input data multiplexer is designed to interface to either 12- or 8-bit microprocessor data busses. The data selection (width) accepted by the SP9604 is controlled by the B1/B2 signal — a logic "1" selects the 12-bit mode, while a logic "0" selects the 8-bit mode. In the 12-bit mode the data is transferred to the DAC registers without changes in its format. In the 8-bit mode, the four least significant bits (LSBs) are connected to the four most significant bits (MSBs), allowing an 8-bit MSB-

	INPUT		ОИТРИТ		
MSB		LSB			
1111	1111	1111	VREF - 1 LSB		
1111	1111	1110	VREF - 2 LSB		
1000	0000	0001	0 + 1 LSB		
1000	0000	0000	0		
0000	0000	0001	0 + 1 LSB		
0000	0000	0000	-VREF		
		1 LSB =_	2V _{REF}		

Table 1. Offset Binary Coding

justified interface. All data inputs are enabled using the \overline{CS} signal in both modes. The digital inputs are designed to be both TTL and 5V CMOS compatible.

In order to reduce the DAC full scale output sensitivity to the large weighting of the MSB's found in conventional R-2R resistor ladders, the 3 MSB's are decoded into 8 equally weighted levels. This reduces the contribution of each bit by a factor of 4, thus, reducing the output sensitivity to mis—matches in resistors and switches by the same amount. Linearity errors and stability are both improved for the same reasons.

Each D/A converter is separated from the data bus by two sets of registers, each consisting of level-triggered latches. The first set is the input register and is 12-bits wide. This register is selected by the address input A and is enabled by the $\overline{\text{CS}}$ and $\overline{\text{WR1}}$ signals. In the 8-bit mode, the enable signal to the 8 MSB's is disabled by a logic low on B1/ $\overline{\text{B2}}$ to allow the 4 LSB's to be updated. The second register, which accepts the decoded 3 MSB's plus the 9 LSB's, is 16-bits wide. The four secondary registers are updated simultaneously for all DAC's using the $\overline{\text{XFER}}$ and $\overline{\text{WR2}}$ signals. Using the $\overline{\text{CLR}}$ and $\overline{\text{WR2}}$ signals or the power-on-reset, (enabled when the power is switched on) the second register is set to all 0's and the DAC outputs will settle to 0V.

Using the control logic block inputs, the user has full control of address decoding, chip enable, data transfer and clearing of the DAC's. The logic inputs are level triggered, and like the digital code inputs, are TTL and CMOS compatible. The truth table (*Table 2*) shows the appropriate functions associated with the states of the inputs.

The DACs themselves are implemented with a precision thin–film resistor network and CMOS transmission gate switches. Each D/A converter is used to convert the 12–bit input from the second storage register to a precision voltage.

The bipolar voltage output of the **SP9604** is created on-chip from the DAC Voltage Output (V_{DAC}) by using an operational amplifier and two feedback resistors connected as shown in *Figure 2*. This configuration produces a ± 4.5 V bipolar output with standard offset binary coding.




Figure 1. Detailed Block Diagram (only one DAC shown)

USING THE SP9604 Loading Data

The sequence necessary to load a 12-bit word on a 12-bit wide data bus is as follows:

- 1) $\underline{\text{Set }\overline{\text{XFER}}}=1, \underline{\text{B1}}/\underline{\text{B2}}=1, \overline{\text{CLR}}=1, \overline{\text{WR1}}=1, \overline{\text{WR2}}=1, \overline{\text{CS}}=1.$
- 2) Set A_0 and A_1 (the DAC address) to the desired DAC $-0.0 = DAC_1$; $0.1 = DAC_2$ $1.0 = DAC_3$; $1.1 = DAC_4$.
- 3) Set D11 (MŠB) through D0 (LSB) to the desired digital input code.
- 4) Load the word to the selected DAC by cycling WR1 and CS through the following sequence:

"1" — "0" — "1"

5) Repeat sequence for each register.

To load a 12-bit word to the input register of each DAC, using an 8-bit data bus, the sequence is as follows:

- 1) $\underline{\text{Set }\overline{\text{XFER}}}=1, \underline{\text{B1}}/\underline{\text{B2}}=1, \overline{\text{CLR}}=1, \overline{\text{WR1}}=1, \overline{\text{WR2}}=1, \overline{\text{CS}}=1.$
- 2) Set D11 through D4 to the 8 MSB's of the desired digital input code.
- 3) Load the 8 MSB's of the digital word to the selected input register by cycling WR1 and CS through the "1" "0" "1" sequence.
- 4) Reset B1/\overline{B2} from "1" \to "0"
- 5) Set D11 (MSB) through D8 to the 4LSB's of the digital input code.
- 6) Load the 4 LSB's by cycling WR1 and CS through the "1" "0" "1" sequence.

A	A _o	CS	WR1	B1/B2	WR2	XFER	CLR	FUNCTION
0	0	0	0	1	1	х	х	Address DAC 1 and load input register
0	0	0	0	0	1	. X	Х	Address DAC 1 and load 4 LSBs
0	1	0	0	1	1	Х	Х	Address DAC 2 and load input register
0	1	0	0	0	1	Х	Х	Address DAC 2 and load 4 LSBs
1	0	0	0	1	1	Х	Х	Address DAC 3 and load input register
1	0	0	0	0	1	Х	Х	Address DAC 3 and load 4 LSBs
1	1	0	0	1	1	х	Х	Address DAC 4 and load input register
1	1	0 .	0	0	1	х	Х	Address DAC 4 and load 4 LSBs
Х	0	**	**	Х	0	0	1	Transfer data from input register to DACs
Х	Х	Х	Х	х	0	Х	0	Clears all DAC output voltages to 0V
Х	Х	1	Х	Х	х	х	Х	Invalid state with any other control line active
Х	Х	Х	1	Х	Х	х	Х	Invalid state with any other control line active

X = Don't care; ** = Don't care; however, $\overline{\text{CS}}$ and $\overline{\text{WR1}}$ = 1 will inhibit changes to the input registers.

Table 2. Control Truth Table




Figure 2. Transfer Function

To transfer the four 12-bit words in the four input registers to the DAC registers:

- 1) Set $\overline{CLR}=1$, $\overline{CS}=1$, $\overline{WR1}=1$.
- Cycle WR2 and XFER through the "1" — "0" — "1" sequence.

 $\frac{\text{To "zero"}}{\text{WR2}}$ and $\frac{\text{CLR}}{\text{CLR}}$ through the "1" — "0" — "1" sequence.

Two Latches, One Latch, or No Latches

The latches can be used in a "semi-" transparent mode, and a "fully-" transparent mode. In order to use the **SP9604** in either mode the user must be interfaced to a 12-bit bus only.

The semi-transparent mode is set up such that the first set of latches is transparent and the second set is used to latch the incoming data. Data is latched into the second set rather than the first set, in order to minimize glitch energy induced from the data formatting. In this mode, $\overline{WR1}$ and \overline{CS} are tied low, and $\overline{WR2}$ and \overline{XFER} are used to strobe the data to the DAC's. Each DAC is addressed using the address lines A_0 and A₁. After the appropriate DAC has been selected and the data is settled at the digital inputs, bringing WR2 and XFER low will transfer the data to the DAC's. The user should be sure to bring XFER and WR2 high again so that the next selected DAC will not be overwritten by the last digital code. By strobing XFER and WR2, both DAC's will be updated simultaneously. This mode of operation may be useful in applications where preloading of the input registers is not necessary.

A fully transparent mode is realized by typing WR1, CS, WR2, and XFER all low. In this mode, anything that is written on the 12-bit data

bus will be passed directly to the selected DAC. Since both latches are not being used, the previous digital word will be overwritten by the new data as soon as the address changes and the data bus is switched to the appropriate DAC. This may be useful should the user want to calibrate a circuit, by taking full scale or zero scale readings for all four DAC's.

Zeroing DAC Outputs

The DAC outputs can be set to zero volts two different ways. The first involves the CLR and WR2 pins. In normal operation, the CLR pin is tied high, thus, disabling the clear function. When this pin is brought low with WR2, a digital code of 1000 0000 0000 is written to all four DAC inputs, producing a half scale output or zero volts. When the CLR pin is brought back high, the digital code at the second register will again appear at the DAC digital input, and the analog output will return to its previous corresponding value. The second utilizes the built in power-on-reset. Using this feature, the SP9604 can be configured such that during power-up, the second latch will be digitally "zeroed", producing a zero volt output at each of the four DAC outputs. This is achieved by powering the unit up with XFER in a high state. Thus, with no external circuitry, the SP9604 can be powered up with the analog outputs at a known, zero volt output level.






Figure 3. Latch Control Options -a) Semi-Transparent Latch Mode; b) Fully-Transparent Latch Mode




Figure 4. Timing

ORDERING INFORMATION				
Model	Temperature Range	Package		
Monolithic 12-Bit Quad DAC Voltag	ge Output:	_		
SP9604JL*	0°C to +70°C	28-pin PLCC		
SP9604KL*	0°C to +70°C	28-pin PLC0		
SP9604JP				
SP9604KP		28-pin, 0.6* Plastic DIF		
SP9604JS		28-pin, 0.4" SOIC		
SP9604KS		28-pin, 0.4" SOIC		
SP9604AL*	-40°C to +85°C	28-pin PLCC		
SP9604BL*	40°C to +85°C	28-pin PLCC		
SP9604AP	40°C to +85°C	28-pin, 0.6" Plastic DIF		
SP9604BP	40°C to +85°C	28-pin, 0.6" Plastic DIF		
SP9604AS	-40°C to +85°C			
SP9604BS		28-pin, 0.4" SOIC		

