

FDC6321C


Dual N & P Channel , Digital FET

General Description

These dual N & P Channel logic level enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors in load switching applications. Since bias resistors are not required this dual digital FET can replace several digital transistors with different bias resistors.

Features

- N-Ch 25 V, 0.68 A, $R_{DS(ON)} = 0.45 \Omega$ @ $V_{GS} = 4.5$ V
- P-Ch -25 V, -0.46 A, $R_{DS(ON)} = 1.1 \Omega$ @ $V_{GS} = -4.5$ V.
- Very low level gate drive requirements allowing direct operation in 3 V circuits. $V_{GS(th)} < 1.0$ V.
- Gate-Source Zener for ESD ruggedness.
>>6kV Human Body Model
- Replace multiple dual NPN & PNP digital transistors.



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units
V_{DSS}, V_{CC}	Drain-Source Voltage, Power Supply Voltage	25	-25	V
V_{GSS}, V_{IN}	Gate-Source Voltage,	8	-8	V
I_D, I_O	Drain/Output Current - Continuous	0.68	-0.46	A
	- Pulsed	2	-1.5	
P_D	Maximum Power Dissipation (Note 1a)	0.9		W
	(Note 1b)	0.7		
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150		C
ESD	Electrostatic Discharge Rating MIL-STD-883D Human Body Model (100pf / 1500 Ohm)	6		kV

THERMAL CHARACTERISTICS

R_{tJA}	Thermal Resistance, Junction-to-Ambient (Note 1a)	140	C/W
R_{tJC}	Thermal Resistance, Junction-to-Case (Note 1)	60	C/W

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_{\text{D}} = 250 \mu\text{A}$	N-Ch	25			V
		$V_{\text{GS}} = 0 \text{ V}, I_{\text{D}} = -250 \mu\text{A}$	P-Ch	-25			
$\Delta \text{BV}_{\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	$I_{\text{D}} = 250 \mu\text{A}$, Referenced to 25°C	N-Ch		26		mV/ $^\circ\text{C}$
		$I_{\text{D}} = -250 \mu\text{A}$, Referenced to 25°C	P-Ch		-22		
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 20 \text{ V}, V_{\text{GS}} = 0 \text{ V},$ $T_J = 55^\circ\text{C}$	N-Ch		1		μA
					10		
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -20 \text{ V}, V_{\text{GS}} = 0 \text{ V},$ $T_J = 55^\circ\text{C}$	P-Ch		-1		μA
					-10		
I_{GSS}	Gate - Body Leakage Current	$V_{\text{GS}} = 8 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	N-Ch		100		nA
		$V_{\text{GS}} = -8 \text{ V}, V_{\text{DS}} = 0 \text{ V}$	P-Ch		-100		

ON CHARACTERISTICS (Note 2)

$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Temp. Coefficient	$I_{\text{D}} = 250 \mu\text{A}$, Referenced to 25°C	N-Ch		-2.6		mV/ $^\circ\text{C}$
		$I_{\text{D}} = -250 \mu\text{A}$, Referenced to 25°C	P-Ch		2.1		
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 250 \mu\text{A}$	N-Ch	0.65	0.8	1.5	V
		$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = -250 \mu\text{A}$	P-Ch	-0.65	-0.86	-1.5	
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 4.5 \text{ V}, I_{\text{D}} = 0.5 \text{ A}$ $T_J = 125^\circ\text{C}$	N-Ch		0.33	0.45	Ω
		$V_{\text{GS}} = 2.7 \text{ V}, I_{\text{D}} = 0.25 \text{ A}$			0.51	0.72	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -4.5 \text{ V}, I_{\text{D}} = -0.5 \text{ A}$ $T_J = 125^\circ\text{C}$	P-Ch		0.44	0.6	A
		$V_{\text{GS}} = -2.7 \text{ V}, I_{\text{D}} = -0.25 \text{ A}$			0.87	1.1	
I_{DS}	Forward Transconductance	$V_{\text{DS}} = 4.5 \text{ V}, V_{\text{GS}} = 5 \text{ V}$	N-Ch	1			S
		$V_{\text{DS}} = 4.5 \text{ V}, V_{\text{GS}} = -5 \text{ V}$	P-Ch	-1			

DYNAMIC CHARACTERISTICS

C_{iss}	Input Capacitance	N-Channel $V_{\text{DS}} = 10 \text{ V}, V_{\text{GS}} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$	N-Ch	50		pF
			P-Ch	63		
C_{oss}	Output Capacitance	P-Channel $V_{\text{DS}} = -10 \text{ V}, V_{\text{GS}} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$	N-Ch	28		pF
			P-Ch	34		
C_{rss}	Reverse Transfer Capacitance	N-Channel $V_{\text{DS}} = -10 \text{ V}, V_{\text{GS}} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$	N-Ch	9		pF
			P-Ch	10		

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)**SWITCHING CHARACTERISTICS (Note 2)**

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
t_{tron}	Turn - On Delay Time	N-Channel $V_{DD} = 6\text{ V}$, $I_D = 0.5\text{ A}$, $V_{GS} = 4.5\text{ V}$, $R_{\text{GEN}} = 50\Omega$	N-Ch		3	6	nS
			P-Ch		7	20	
t_r	Turn - On Rise Time	P-Channel $V_{DD} = -6\text{ V}$, $I_D = -0.5\text{ A}$, $V_{Gen} = -4.5\text{ V}$, $R_{\text{GEN}} = 50\Omega$	N-Ch		8	16	nS
			P-Ch		9	18	
t_{toff}	Turn - Off Delay Time	N-Channel $V_{DS} = 5\text{ V}$, $I_D = 0.5\text{ A}$, $V_{GS} = 4.5\text{ V}$	N-Ch		17	30	nS
			P-Ch		55	110	
t_f	Turn - Off Fall Time	P-Channel $V_{DS} = -5\text{ V}$, $I_D = -0.25\text{ A}$, $V_{GS} = -4.5\text{ V}$	N-Ch		13	25	nS
			P-Ch		35	70	
Q_g	Total Gate Charge	N-Channel $V_{DS} = 5\text{ V}$, $I_D = 0.5\text{ A}$, $V_{GS} = 4.5\text{ V}$	N-Ch		1.64	2.3	nC
			P-Ch		1.1	1.5	
Q_{gs}	Gate-Source Charge	P-Channel $V_{DS} = -5\text{ V}$, $I_D = -0.25\text{ A}$, $V_{GS} = -4.5\text{ V}$	N-Ch		0.38		nC
			P-Ch		0.32		
Q_{gd}	Gate-Drain Charge		N-Ch		0.45		nC
			P-Ch		0.25		

DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS


I_S	Maximum Continuous Drain-Source Diode Forward Current	N-Ch		0.3	A	
		P-Ch		-0.5		
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$, $I_S = 0.5\text{ A}$ (Note) $T_J = 125^\circ\text{C}$	N-Ch	0.83	1.2	V
				0.69	0.85	
		$V_{GS} = 0\text{ V}$, $I_S = -0.5\text{ A}$ (Note) $T_J = 125^\circ\text{C}$	P-Ch	-0.89	-1.2	
				-0.75	-0.85	

Notes:

1. R_{JK} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{JK} is guaranteed by design while R_{JCA} is determined by the user's board design.



a. $140^\circ\text{C}/\text{W}$ on a 0.125 in^2 pad of 2oz copper.



b. $180^\circ\text{C}/\text{W}$ on a 0.005 in^2 of pad of 2oz copper.

2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature .




Figure 4. On Resistance Variation with Gate-To - Source Voltage.




Figure 5 . Transfer Characteristics.




Figure 6 . Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Electrical Characteristics: N-Channel (continued)




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

Typical Electrical Characteristics: P-Channel




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On Resistance Variation with Gate-To-Source Voltage.




Figure 15. Transfer Characteristics.




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Electrical Characteristics: P-Channel (continued)




Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.




Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1b. Transient thermal response will change depending on the circuit board design.