



033 970
OPA100



OPA100

Low Bias Current JFET Monolithic OPERATIONAL AMPLIFIER

FEATURES

- **LOW INITIAL BIAS CURRENT**
1pA max at +25°C
- **LOW BIAS CURRENT vs TEMPERATURE**
20pA max at +85°C
- **HIGH INPUT IMPEDANCE, $10^{12}\Omega$**
- **LOW OFFSET VOLTAGE, 250 μ V max**
- **LOW OFFSET VOLTAGE DRIFT, 5 μ V/°C max**

APPLICATIONS

- **CURRENT-TO-VOLTAGE CONVERSION**
- **PRECISION VOLTAGE AMPLIFICATION FOR HIGH INPUT IMPEDANCE APPLICATIONS SUCH AS:**
pH electrodes
Biological probes/transducers
- **PHOTO DETECTOR CIRCUITS**
- **LONG-TERM PRECISION INTEGRATION**
- **HIGH IMPEDANCE BUFFER**
- **PRECISION SAMPLE/HOLD**

DESCRIPTION


The OPA100 is a precision monolithic low bias current operational amplifier. An enhanced bipolar FET process with JFET input transistors and dielectric isolation is used to achieve low input bias current. Additionally, bias current compensation circuitry is used to reduce the bias current even further. In addition to lowering the bias current at +25°C, this compensation significantly reduces the bias current at higher temperatures.

Low offset voltage (250 μ V max) and low voltage drift (5 μ V/°C) are also guaranteed. This performance is achieved by active laser-trimming the amplifiers

thin-film resistors.

The amplifier is free from latch-up and is protected for continuous output shorts to common. As an added protection feature, either of the trim pins can be accidentally shorted to supply terminals without damage.

The standard pin configuration (741-type) of the OPA100 allows the user drop-in replacement capability. A pin 8 case connection permits the reduction of noise and leakage by employing guarding techniques.



International Airport Industrial Park • P.O. Box 11400 • Tucson, Arizona 85734 • Tel. (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 66-6491

SPECIFICATIONS

ELECTRICAL


At $T_A = +25^\circ\text{C}$ and $\pm V_{CC} = 15\text{VDC}$ unless otherwise noted.

PARAMETER	CONDITIONS	OPA100AM			OPA100BM			OPA100CM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
OPEN-LOOP GAIN, DC Rated Load, $R_L \geq 2\text{k}\Omega$	$V_{OUT} = \pm 10\text{V}$ $T_A = +25^\circ\text{C}$ $T_A = T_{MIN}$ to T_{MAX}	94 88	100 100		100 94	106 106		106 100	110 110		dB dB
RATED OUTPUT Voltage at $R_L = 2\text{k}\Omega$ Current Output Impedance Load Capacitance ¹⁾ Short Circuit Current	$T_A = T_{MIN}$ to T_{MAX} $T_A = T_{MIN}$ to T_{MAX}	± 10 ± 5	± 12 ± 10 100 1000 40		*	*		*	*		V mA Ω pF mA
FREQUENCY RESPONSE Unity Gain, Small Signal Full Power Response Slew Rate Settling Time 0.1% Settling Time 0.01% Overload Recovery, 50% overdrive ²⁾	10V step 10V step	10 0.6	1 32 2 6 10 5		*	*		*	*		MHz kHz V/ μsec μsec μsec μsec
INPUT OFFSET VOLTAGE³⁾ Initial Offset Average Drift Over Temperature vs Supply	$T_A = -25^\circ\text{C}$ $T_A = T_{MIN}$ to T_{MAX} $T_A = T_{MIN}$ to T_{MAX} $T_A = T_{MIN}$ to T_{MAX}		± 200 ± 3 ± 2 ± 10	± 1000 ± 15 ± 2 ± 100		± 100 *	± 500 ± 10 $\pm 1/\pm 1.5$ ± 25	± 50 ± 1 ± 0.5 ± 25	± 250 ± 5 ± 0.5 ± 25		μV $\mu\text{V}/^\circ\text{C}$ mV $\mu\text{V}/\text{V}$
INPUT BIAS CURRENT³⁾ Initial Bias Current Over Temperature	$T_A = +25^\circ\text{C}$ $T_A = +85^\circ\text{C}$		± 1 ± 10	± 3 ± 100		± 0.6 *	± 2 ± 40	± 0.3 ± 5	± 1 ± 20		pA pA
INPUT OFFSET CURRENT Initial Difference Current Over Temperature	$T_A = +25^\circ\text{C}$ $T_A = +85^\circ\text{C}$		± 0.5 ± 10			*		*	± 5		pA pA
INPUT IMPEDANCE Differential Common-Mode			$10^{12} \parallel 6$ $10^{12} \parallel 6$			*		*	*		$\Omega \parallel \text{pF}$ $\Omega \parallel \text{pF}$
INPUT NOISE Voltage: $f_c = 10\text{Hz}$ $f_c = 100\text{Hz}$ $f_c = 1\text{kHz}$ $f_c = 10\text{kHz}$ $f_b = 0.1\text{Hz}$ to 10Hz Current: $f_b = 0.1\text{Hz}$ to 10Hz $f_b = 10\text{Hz}$ to 10kHz $f_c = 1\text{kHz}$			60 35 20 20 1 0.01 0.03 0.6			*		*	*		nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ nV/ $\sqrt{\text{Hz}}$ μV , p-p pA, p-p pA, rms fA/ $\sqrt{\text{Hz}}$
INPUT VOLTAGE RANGE Differential Common-Mode Common-Mode Rejection, $V_{IN} = 10\text{V}$ Maximum Safe Input Voltage	$T_A = T_{MIN}$ to T_{MAX} $T_A = T_{MIN}$ to T_{MAX}	± 18 ± 10	± 12		*	*		*	*		V V dB V
POWER SUPPLY Rated Voltage Voltage Range, Derated Performance Current, Quiescent	$T_A = T_{MIN}$ to T_{MAX}	-5	± 15 1.0	± 18 3	*	*		*	*		VDC VDC mA
TEMPERATURE RANGE Specification Operating Storage # Junction-Ambient	Ambient	-25 -55 65		+85 +125 +150	*	*		*	*		$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}/\text{W}$

¹⁾ Specification same as for OPA100AM

NOTES (1) Stability guaranteed with load capacitance $\leq 500\text{pF}$ (2) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive (3) Offset voltage and bias current are guaranteed after 1 minute of operation at $T_A = +25^\circ\text{C}$. They are 100% tested

ORDERING INFORMATION




ABSOLUTE MAXIMUM RATINGS

Supply	±18VDC
Internal power Dissipation ⁽¹⁾	500mW
Differential Input Voltage ⁽²⁾	±36VDC
Input Voltage Range ⁽²⁾	±18VDC
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration ⁽³⁾	Continuous
Junction Temperature	+175°C

NOTES:


- Package must be derated based on: $\theta_{JC} = 150^\circ\text{C/W}$ or $\theta_{JA} = 300^\circ\text{C/W}$.
- For supply voltages less than $\pm 18\text{VDC}$ the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to power supply common only. Rating applies to +25°C ambient.

MECHANICAL



TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$ and $\pm V_{CC} = 15\text{VDC}$ unless otherwise noted.



APPLICATIONS INFORMATION

INPUT BIAS CURRENT

The OPA100 uses FET input transistors with dielectric isolation to achieve low input bias currents. Additionally, bias current compensation circuitry is used to reduce the bias current even further. In addition to lowering the bias current at $+25^\circ\text{C}$, this compensation makes significant reduction in the bias current at higher temperatures. Figure 1 shows an improvement of over a decade for temperatures above $+75^\circ\text{C}$.




FIGURE 1. Absolute Value of Bias Current vs Temperature.

The compensation causes the polarity of the bias current to be indeterminate (note the "±" signs for I_B in the electrical specifications). This means that the bias current may flow into or out of the amplifier inputs.

VOLTAGE NOISE

In many FET amplifier applications the voltage noise is a critical parameter. The bias current cancellation design of the OPA100 allows low noise without sacrificing low bias current. Figure 2 shows the noise of various types of




FIGURE 2. Noise of Various Low Bias Current Op Amps. (A) OPA100, (B) LF155 type, (C) LM11 type, (D) HA 5180 type.

low bias current operational amplifiers. The noise test circuit used has a gain of $100kV/V$ with a 1-pole filter at 0.1Hz and a 5-pole filter at 10Hz.

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA100. To avoid leakage problems, it is recommended that the signal input lead of the OPA100 be wired to a Teflon standoff. If the OPA100 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 3).




FIGURE 3. Connection of Input Guard.

OFFSET VOLTAGE ADJUSTMENT

Although the OPA100 has a low initial offset voltage ($250\mu V$), some applications may require external nulling of this small offset. External offset voltage adjustment changes the drift by approximately $0.3\mu V/^{\circ}C$, for every $100\mu V$ of offset adjusted. See Figure 4.




FIGURE 4. External Nulling of Offset Voltage.

APPLICATION CIRCUITS

The OPA100 is ideally suited for low bias current, high input impedance applications. Also because the noise and offset drift errors are low, total high performance can be achieved. Figures 5 through 8 show a photodiode, pH probe, isolation, and integrator amplifier.




FIGURE 5. pH Probe Amplifier.




FIGURE 6. Computerized Axial Tomography (CAT) Scanner Channel Amplifier.




FIGURE 7. Low Level High Impedance Isolation Amplifier.




FIGURE 8. High Accuracy Integrator with Reset.