

## 74VHC373 • 74VHCT373 Octal D-Type Latch with TRI-STATE® Outputs

### General Description

The VHC/VHCT373 is an advanced high speed CMOS octal D-type latch with TRI-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input ( $\overline{OE}$ ). The latches appear transparent to data when latch enable (LE) is HIGH. When LE is low, the data that meets the setup time is latched. When the  $\overline{OE}$  input is high, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0V–7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

### Features

- High Noise Immunity:  
VHC  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (Min)  
VHCT  $V_{IH} = 2.0V$ ,  $V_{IL} = 0.8V$
- Power Down Protection:  
VHC Inputs Only  
VHCT Inputs and Outputs
- Low Noise:  
VHC  $V_{OLP} = 0.6V$  (typ)  
VHCT  $V_{OLP} = 0.8V$  (typ)
- Low Power Dissipation:  
 $I_{CC} = 4 \mu A$  (Max) @  $T_a = 25^\circ C$
- Balanced Propagation Delays:  $t_{PLH} \approx t_{PHL}$
- Pin and Function Compatible with 74HC/HCT373


### Ordering Code:

See Section 6

Commercial	Package Number	Package Description
74VHC373M	M20B	20-Lead Molded JEDEC SOIC
74VHC373SJ	M20D	20-Lead Molded EIAJ SOIC
74VHC373MSC	MSC20	20-Lead Molded EIAJ Type 1 SSOP
74VHC373MTC	MTC20	20-Lead Molded JEDEC Type 1 TSSOP
74VHC373N	N20A	20-Lead Molded DIP
74VHCT373M	M20B	20-Lead Molded JEDEC SOIC
74VHCT373SJ	M20D	20-Lead Molded EIAJ SOIC
74VHCT373MTC	MTC20	20-Lead Molded JEDEC Type 1 TSSOP
74VHCT373N	N20A	20-Lead Molded DIP


Note: Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. EIAJ Type 1 SSOP available on Tape and Reel only, order MSCX.

### Logic Symbol



### Connection Diagram

Pin Assignment for  
DIP, SSOP, TSSOP and SOIC



Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
LE	Latch Enable Input
$\overline{OE}$	Output Enable Input
O <sub>0</sub> –O <sub>7</sub>	TRI-STATE Outputs

TL/F/11555-1

TL/F/11555-2

## Functional Description

The VHC/VHCT373 contains eight D-type latches with TRI-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the  $D_n$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE standard outputs are controlled by the Output Enable ( $\bar{OE}$ ) input. When  $\bar{OE}$  is LOW, the standard outputs are in the 2-state mode. When  $\bar{OE}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

## Truth Table

Inputs			Outputs
LE	$\bar{OE}$	$D_n$	$O_n$
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	$O_0$

H = HIGH Voltage Level


L = LOW Voltage Level

Z = High Impedance

X = Immaterial

$O_0$  = Previous  $O_0$  before HIGH to Low transition of Latch Enable

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/11555-3

## Absolute Maximum Ratings (Note 1)

Supply Voltage ( $V_{CC}$ )	−0.5V to + 7.0V	
DC Input Voltage ( $V_{IN}$ )	−0.5V to + 7.0V	
DC Output Voltage ( $V_{OUT}$ )	VHC $V_{HCT}^*$	
	−0.5V to $V_{CC}$ + 0.5V	
	−0.5V to + 7.0V	
Input Diode Current ( $I_{IK}$ )	−20 mA	
Output Diode Current (VHC)	±20 mA	
( $V_{HCT}$ )	−20 mA	
DC Output Current ( $I_{OUT}$ )	±25 mA	
DC $V_{CC}$ /GND Current ( $I_{CC}$ )	±75 mA	
Storage Temperature ( $T_{STG}$ )	−65°C to + 150°C	
Lead Temperature ( $T_L$ ) (Soldering, 10 sec)	260°C	

\* $V_{OUT} > V_{CC}$  only if output is in H or Z state.

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation outside databook specifications.

## Recommended Operating Conditions

Supply Voltage ( $V_{CC}$ )	
VHC	2.0V to + 5.5V
$V_{HCT}$	4.5V to + 5.5V
Input Voltage ( $V_{IN}$ )	0V to + 5.5V
Output Voltage ( $V_{OUT}$ )	0V to $V_{CC}$
Operating Temperature ( $T_{OPR}$ )	
74VHC/ $V_{HCT}$	−40°C to + 85°C
Input Rise and Fall Time ( $t_r, t_f$ )	
$V_{CC} = 3.3V \pm 0.3V$ (VHC only)	0 ~ 100 ns/V
$V_{CC} = 5.0 \pm 0.5V$	0 ~ 20 ns/V

## DC Characteristics for 'VHC Family Devices

Symbol	Parameter	$V_{CC}$ (V)	74VHC			Units	Conditions		
			$T_A = + 25^\circ C$						
			Min	Typ	Max				
$V_{IH}$	High Level Input Voltage	2.0 3.0–5.5	1.50 0.7 $V_{CC}$		1.50 0.7 $V_{CC}$	V			
$V_{IL}$	Low Level Input Voltage	2.0 3.0–5.5		0.50 0.3 $V_{CC}$	0.50 0.3 $V_{CC}$	V			
$V_{OH}$	High Level Output Voltage	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5	1.9 2.9 4.4	V	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OH} = -50 \mu A$		
		3.0 4.5	2.58 3.94		2.48 3.80	V	$I_{OH} = -8 mA$ $I_{OL} = -4 mA$		
$V_{OL}$	Low Level Output Voltage	2.0 3.0 4.5	0.0 0.0 0.0	0.1 0.1 0.1	0.1 0.1 0.1	V	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OL} = 50 \mu A$		
		3.0 4.5		0.36 0.36	0.44 0.44	V	$I_{OL} = 8 mA$ $I_{OL} = 4 mA$		
$I_{OZ}$	TRI-STATE Output Off-State Current	5.5		±0.25	±2.5	$\mu A$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND		
$I_{IN}$	Input Leakage Current	0–5.5		±0.1	±1.0	$\mu A$	$V_{IN} = 5.5$ or GND		
$I_{CC}$	Quiescent Supply Current	5.5		4.0	40.0	$\mu A$	$V_{IN} = V_{CC}$ or GND		

**DC Characteristics for 'VHC Family Devices:** See Section 2 for Waveforms (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	74VHC		Units	Conditions	Fig. No.			
			T <sub>A</sub> = + 25°C							
			Typ	Limits						
**V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.6	0.9	V	C <sub>L</sub> = 50 pF	2-11, 12			
**V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.6	-0.9	V	C <sub>L</sub> = 50 pF	2-11, 12			
**V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0		3.5	V	C <sub>L</sub> = 50 pF	2-11, 12			
**V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0		1.5	V	C <sub>L</sub> = 50 pF	2-11, 12			

\*\*Parameter guaranteed by design.

**DC Characteristics for 'VHCT Family Devices**

Symbol	Parameter	V <sub>CC</sub> (V)	74VHCT			Units	Conditions
			T <sub>A</sub> = + 25°C		T <sub>A</sub> = - 40°C to + 85°C		
			Min	Typ	Max		
V <sub>IH</sub>	High Level Input Voltage	4.5 5.5	2.0 2.0		2.0 2.0	V	
V <sub>IL</sub>	Low Level Input Voltage	4.5 5.5		0.8 0.8	0.8 0.8	V	
V <sub>OH</sub>	High Level Output Voltage	4.5	3.15	3.65	3.15	V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>
		4.5	2.5		2.4	V	
V <sub>OL</sub>	Low Level Output Voltage	4.5	0.0	0.1	0.1	V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>
		4.5		0.36	0.44	V	
I <sub>OZ</sub>	TRI-STATE Output Off-State Current	5.5		± 0.25	± 2.5	μA	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND
I <sub>IN</sub>	Input Leakage Current	0-5.5		± 0.1	± 1.0	μA	V <sub>IN</sub> = 5.5V or GND
I <sub>CC</sub>	Quiescent Supply Current	5.5		4.0	40.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
I <sub>ICCT</sub>	Maximum I <sub>CC</sub> /Input	5.5		1.35	1.50	mA	V <sub>IN</sub> = 3.4V Other Inputs = V <sub>CC</sub> or GND
I <sub>OPD</sub>	Output Leakage Current (Power Down State)	0.0		+ 0.5	+ 0.5	μA	V <sub>OUT</sub> = 5.5V

**DC Characteristics for 'VHCT Family Devices:** See Section 2 for Waveforms

Symbol	Parameter	V <sub>CC</sub> (V)	74VHCT		Units	Conditions	Fig. No.			
			T <sub>A</sub> = + 25°C							
			Typ	Limits						
**V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.8	1.2	V	C <sub>L</sub> = 50 pF	2-11, 12			
**V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.8	-1.2	V	C <sub>L</sub> = 50 pF	2-11, 12			
**V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	5.0		2.0	V	C <sub>L</sub> = 50 pF	2-11, 12			
**V <sub>ILD</sub>	Maximum Low Level Dynamic Input Voltage	5.0		0.8	V	C <sub>L</sub> = 50 pF	2-11, 12			

\*\*Parameter guaranteed by design.

**AC Electrical Characteristics for 'VHC Family Devices:** See Section 2 for Waveforms

Symbol	Parameter	V <sub>CC</sub> (V)	74VHC			74VHC			Units	Conditions	Fig. No.			
			T <sub>A</sub> = + 25°C			T <sub>A</sub> = - 40°C to + 85°C								
			Min	Typ	Max	Min	Max							
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (LE to O <sub>n</sub> )	3.3 ± 0.3	7.0	11.0	1.0	13.0		ns		C <sub>L</sub> = 15 pF	2-6			
			9.5	14.5	1.0	16.5				C <sub>L</sub> = 50 pF				
		5.0 ± 0.5	4.9	7.2	1.0	8.5		ns		C <sub>L</sub> = 15 pF	2-6			
			6.4	9.2	1.0	10.5				C <sub>L</sub> = 50 pF				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (D to O <sub>n</sub> )	3.3 ± 0.3	7.3	11.4	1.0	13.5		ns		C <sub>L</sub> = 15 pF	2-5			
			9.8	14.9	1.0	17.0				C <sub>L</sub> = 50 pF				
		5.0 ± 0.5	5.0	7.2	1.0	8.5		ns		C <sub>L</sub> = 15 pF	2-5			
			6.5	9.2	1.0	10.5				C <sub>L</sub> = 50 pF				
t <sub>PZL</sub> t <sub>PZH</sub>	TRI-STATE Output Enable Time	3.3 ± 0.3	7.3	11.4	1.0	13.5		ns	R <sub>L</sub> = 1 kΩ	C <sub>L</sub> = 15 pF	2-7, 8			
			9.8	14.9	1.0	17.0				C <sub>L</sub> = 50 pF				
		5.0 ± 0.5	5.5	8.1	1.0	9.5		ns		C <sub>L</sub> = 15 pF	2-7, 8			
			7.0	10.1	1.0	11.5				C <sub>L</sub> = 50 pF				
t <sub>PLZ</sub> t <sub>PHZ</sub>	TRI-STATE Output Disable Time	3.3 ± 0.3	9.5	13.2	1.0	15.0		ns	R <sub>L</sub> = 1 kΩ	C <sub>L</sub> = 50 pF	2-7, 8			
			5.0 ± 0.5	6.5	9.2	1.0	10.5			C <sub>L</sub> = 50 pF				
t <sub>OSLH</sub> t <sub>OSHL</sub>	Output to Output Skew	3.3 ± 0.3		1.5		1.5		ns	(Note 1)	C <sub>L</sub> = 50 pF				
				1.0		1.0				C <sub>L</sub> = 50 pF				
C <sub>IN</sub>	Input Capacitance		4	10		10	pF	V <sub>CC</sub> = Open						
C <sub>OUT</sub>	Output Capacitance		6				pF	V <sub>CC</sub> = 5.0V						
C <sub>PD</sub>	Power Dissipation Capacitance		27				pF	(Note 2)						

Note 1: Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLH</sub> max - t<sub>PLH</sub> min|; t<sub>OSHL</sub> = |t<sub>PHL</sub> max - t<sub>PHL</sub> min|

Note 2: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC</sub> (opr.) = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>IN</sub> + I<sub>CC</sub>/8 (per Latch). The total C<sub>PD</sub> when n pcs. of the Latch operates can be calculated by the equation: C<sub>PD</sub>(total) = 14 + 13n.

**AC Operating Requirements for 'VHC Family Devices:** See Section 2 for Waveforms

Symbol	Parameter	V <sub>CC</sub> (V)	74VHC			74VHC			Units	Conditions	Fig. No.			
			T <sub>A</sub> = + 25°C			T <sub>A</sub> = - 40°C to + 85°C								
			Min	Typ	Max	Min	Max							
t <sub>W(H)</sub>	Minimum Pulse Width (LE)	3.3 ± 0.3	5.0		5.0		ns				2-6			
			5.0 ± 0.5	5.0		5.0								
t <sub>S</sub>	Minimum Set-Up Time	3.3 ± 0.3	4.0		4.0		ns				2-9			
			5.0 ± 0.5	4.0		4.0								
t <sub>H</sub>	Minimum Hold Time	3.3 ± 0.3	1.0		1.0		ns				2-9			
			5.0 ± 0.5	1.0		1.0								

**AC Electrical Characteristics for 'VHCT Family Devices:** See Section 2 for Waveforms

Symbol	Parameter	V <sub>CC</sub> (V)	74VHCT			74VHCT			Units	Conditions	Fig. No.			
			T <sub>A</sub> = + 25°C			T <sub>A</sub> = - 40°C to + 85°C								
			Min	Typ	Max	Min	Max							
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (LE to O <sub>n</sub> )	5.0 ± 0.5	7.7	12.3	1.0	13.5		ns		C <sub>L</sub> = 15 pF	2-6			
			8.5	13.3	1.0	14.5				C <sub>L</sub> = 50 pF				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time (D to O <sub>n</sub> )	5.0 ± 0.5	5.1	8.5	1.0	9.5		ns		C <sub>L</sub> = 15 pF	2-5			
			5.9	9.5	1.0	10.5				C <sub>L</sub> = 50 pF				
t <sub>PZL</sub> t <sub>PZH</sub>	TRI-STATE Output Enable Time	5.0 ± 0.5	6.3	10.9	1.0	12.5		ns	R <sub>L</sub> = 1 kΩ	C <sub>L</sub> = 15 pF	2-7, 8			
			7.1	11.9	1.0	13.5				C <sub>L</sub> = 50 pF				
t <sub>PLZ</sub> t <sub>PHZ</sub>	TRI-STATE Output Disable Time	5.0 ± 0.5	6.8	11.2	1.0	12.0		ns	R <sub>L</sub> = 1 kΩ	C <sub>L</sub> = 50 pF	2-7, 8			
t <sub>OSLH</sub> t <sub>OSSL</sub>	Output to Output Skew	5.0 ± 0.5		1.0		1.0		ns	(Note 1)					
C <sub>IN</sub>	Input Capacitance		4	10		10		pF	V <sub>CC</sub> = Open					
C <sub>OUT</sub>	Output Capacitance			9				pF	V <sub>CC</sub> = 5.0V					
C <sub>PD</sub>	Power Dissipation Capacitance			27				pF	(Note 2)					

Note 1: Parameter guaranteed by design. t<sub>OSLH</sub> = |t<sub>PLH</sub> max - t<sub>PLH</sub> min|; t<sub>OSSL</sub> = |t<sub>PHL</sub> max - t<sub>PHL</sub> min|

Note 2: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC</sub> (opr.) = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>IN</sub> + I<sub>CC</sub>/8 (per F/F).

**AC Operating Requirements for 'VHCT Family Devices:** See Section 2 for Waveforms

Symbol	Parameter	V <sub>CC</sub> (V)	74VHCT			74VHCT			Units	Conditions	Fig. No.			
			T <sub>A</sub> = + 25°C			T <sub>A</sub> = - 40°C to + 85°C								
			Min	Typ	Max	Min	Max							
t <sub>W(H)</sub>	Minimum Pulse Width (LE)	5.0 ± 0.5	6.5			6.5		ns			2-6			
t <sub>S</sub>	Minimum Set-Up Time	5.0 ± 0.5	1.5			1.5		ns			2-9			
t <sub>H</sub>	Minimum Hold Time	5.0 ± 0.5	3.5			3.5		ns			2-9			