

December 1996

Fast CMOS Quad Dual-Port Register

Features

- Advanced 0.8 micron CMOS Technology
- The CD74FCT399T is Pin Compatible With Bipolar FAST™ Series at a Higher Speed And Lower Power Consumption
- TTL Input and Output Levels
- Extremely Low Static Power
- Hysteresis on All Inputs

Description

These high-speed quad dual-port registers select 4-bit wide data from one of the two sources (Ports) under control of a common Select input (S). Synchronous with the LOW-to-HIGH transition of the Clock input (CP), the selected data is transferred to a 4-bit output register. The 4-bit D-type output register is fully edge-triggered. For predictable operation, the Data inputs (IA_X, IB_X) and Select input (S) must be stable one set-up time prior to, and hold time after, the LOW-to-HIGH transition of the Clock input.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT399ATNM	-40 to 85	16 Ld SOIC	M16.15-P
CD74FCT399CTNM	-40 to 85	16 Ld SOIC	M16.15-P
CD74FCT399TNM	-40 to 85	16 Ld SOIC	M16.15-P
CD74FCT399ATM	-40 to 85	16 Ld SOIC	M16.3-P
CD74FCT399CTM	-40 to 85	16 Ld SOIC	M16.3-P
CD74FCT399TM	-40 to 85	16 Ld SOIC	M16.3-P
CD74FCT399ATQM	-40 to 85	16 Ld QSOP	M16.15A-P
CD74FCT399CTQM	-40 to 85	16 Ld QSOP	M16.15A-P
CD74FCT399TQM	-40 to 85	16 Ld QSOP	M16.15A-P

NOTE: QSOP is commonly known as SSOP.

When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Pinout




CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

FAST™ is a trademark of Fairchild Semiconductor.
 Copyright © Harris Corporation 1996

File Number **4252**

Functional Block Diagram



TRUTH TABLE

INPUTS			OUTPUTS
S	I _A	I _B	Q
l	l	X	L
l	h	X	H
h	X	l	L
h	X	h	H

NOTE:

- H = HIGH Voltage Level
 h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock transition
 L = LOW Voltage Level
 l = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock transition
 X = Don't Care

Pin Descriptions

PIN NAME	DESCRIPTION
S	Common Select Input
CP	Clock Pulse Input
I _{A0} - I _{A3}	Data Inputs from Source A
I _{B0} - I _{B3}	Data Inputs from Source B
Q ₀ - Q ₃	Register True Outputs
GND	Ground
V _{CC}	Power

4
 OCTAL 5V FCT
 5V FCT 25Ω

Electrical Specifications (Continued)

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS		MIN	(NOTE 4) TYP	MAX	UNITS
Total Power Supply Current (Note 10)	I_C	$V_{CC} = \text{Max, Outputs Open}$ $f_{CP} = 10\text{MHz, 50\% Duty Cycle}$ $S = \text{GND, 50\% Duty Cycle}$ One Bit Toggling at $f_I = 5\text{MHz}$	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	1.5	3.5 (Note 9)	mA
			$V_{IN} = 3.4\text{V}$ $V_{IN} = \text{GND}$	-	2.0	5.5 (Note 9)	mA
		$V_{CC} = \text{Max, Outputs Open}$ $f_{CP} = 10\text{MHz, 50\% Duty Cycle}$ $S = \text{GND}$ Eight Bits Toggling at $f_I = 2.5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	-	3.8	7.3 (Note 9)	mA
			$V_{IN} = 3.4\text{V}$ $V_{IN} = \text{GND}$	-	5.0	12.3 (Note 9)	mA

Switching Specifications Over Operating Range


PARAMETER	SYMBOL	(NOTE 11) TEST CONDITIONS	T		AT		CT		UNITS
			(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	
Propagation Delay CP to Q	t_{PLH} , t_{PHL}	$C_L = 50\text{pF}$ $R_L = 500\Omega$	3.0	10.0	2.5	7.0	2.5	5.6	ns
Setup Time, HIGH or LOW D to Q	t_{SU}		4.0	-	3.5	-	3.0	-	ns
Hold Time, HIGH or LOW D to Q	t_H		1.0	-	1.0	-	1.0	-	ns
Setup Time, HIGH or LOW S to CP	t_{SU}		9.0	-	8.5	-	3.0	-	ns
Hold Time, HIGH or LOW	t_H		0	-	0	-	0	-	ns
Clock Pulse Width (Note 13), HIGH or LOW	t_W		5.0	-	5.0	-	4.0	-	ns

NOTES:

- For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
- Typical values are at $V_{CC} = 5.0\text{V}$, 25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is determined by device characterization but is not production tested.
- Per TTL driven input ($V_{IN} = 3.4\text{V}$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 $I_{CC} = \text{Quiescent Current}$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4\text{V})$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $f_I = \text{Input Frequency}$
 $N_I = \text{Number of Inputs at } f_I$
 All currents are in milliamps and all frequencies are in megahertz.
- See test circuits and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not production tested.

4
 OCTAL 5V FCT
 5V FCT 25Ω

Test Circuits and Waveforms



SWITCH POSITION	
TEST	SWITCH
t_{PLZ} , t_{PZL}	Closed
t_{PHZ} , t_{PZH} , t_{PLH} , t_{PHL}	Open

DEFINITIONS:
 C_L = Load capacitance, includes jig and probe capacitance.
 R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.

NOTE:

14. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{OUT} \leq 50\Omega$;
 t_f , $t_r \leq 2.5\text{ns}$.

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING




FIGURE 3. PULSE WIDTH




FIGURE 4. PROPAGATION DELAY