

TC74HCT245AP/AF/AFW TC74HCT640AP/AF

Octal Bus Buffer

TC74HCT245AP/AF/AFW 3-State, Non-Inverting

TC74HCT640AP/AF 3-State, Inverting

The TC74HCT245A and HCT640A are high speed CMOS OCTAL BUS TRANSCEIVERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


They are intended for two-way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input.

The enable input (\bar{G}) can be used to disable the device so that the busses are effectively isolated.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High Speed: $t_{pd} = 10\text{ns}(\text{Typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$:
- Compatible with TTL outputs: $V_{IL} = 0.8\text{V}(\text{Max.})$
 $V_{IH} = 2.0(\text{Min.})$
- Wide Interfacing Ability: LSTTL, NMOS, CMOS
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance: $|I_{OH}| = I_{OL} = 6\text{mA}(\text{Min.})$
- Balanced Propagation Delays: $t_{pLH} = t_{pHL}$
- Pin and Function Compatible with 74LS245, 640, 643



Application Notes


- 1) Do not apply a signal to any bus terminal when it is the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or down resistors or bus terminator ICs such as the Toshiba TC40117BP.

Truth Table


Inputs		Function		Outputs	
\bar{G}	DIR	A Bus	B Bus	HCT245A	HCT640A
L	L	Output	Input	A = B	A = \bar{B}
L	H	Input	Output	B = A	B = \bar{A}
H	X	High Impedance		Z	Z

X: "H" or "L"

Z: High Impedance



Pin Assignment



IEC Logic Symbol

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5 - 7	V
DC Input Voltage	V_{IN}	-0.5 - $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 - $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 - 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} - 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	4.5 - 5.5	V
Input Voltage	V_{IN}	0 - V_{CC}	V
Output Voltage	V_{OUT}	0 - V_{CC}	V
Operating Temperature	T_{opr}	-40 - 85	°C
Input Rise and Fall Time	t_r, t_f	0 - 500	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	V_{CC}	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		Unit	
				Min	Typ.	Max.	Min.	Max.		
High-Level Input Voltage	V_{IH}	-	4.5 J 5.5	2.0	-	-	2.0	-	V	
Low-Level Input Voltage	V_{IL}	-	4.5 J 5.5	-	-	0.8	-	0.8	V	
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20\mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
			$I_{OH} = -6\text{mA}$	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20\mu\text{A}$	4.5	-	0.0	0.1	-	-	V
			$I_{OL} = 6\text{mA}$	4.5	-	0.17	0.26	-	-	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	5.5	-	-	± 0.5	-	± 0.5	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	5.5	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	Per input: $V_{IN} = 0.5\text{V}$ or 2.4V Other input: V_{CC} or GND	5.5	-	-	4.0	-	40.0	mA	
	ΔI_{CC}		5.5	-	-	2.0	-	2.9		

AC Electrical Characteristics (C_L = 50pF, Input t_r = t_f = 6ns)

Parameter	Symbol	Test Condition			Ta = 25°C			Ta = -40 ~ 85°C		Unit
			CL	V _{CC}	Min.	Typ.	Max.	Min.	Max.	
Output Transition Time	t _{TLH} t _{THL}	-	50	4.5	-	7	12	-	15	ns
				5.5	-	6	10	-	13	
Propagation Delay Time	t _{pLH} t _{pHL}	-	50	4.5	-	13	22	-	28	
				5.5	-	11	20	-	25	
			150	4.5	-	18	30	-	38	
				5.5	-	16	27	-	34	
3-State Output Enable Time	t _{pZL} t _{pZH}	R _L = 1k Ω	50	4.5	-	19	30	-	38	
				5.5	-	16	27	-	34	
			150	4.5	-	24	38	-	48	
				5.5	-	22	34	-	43	
3-State Output Disable Time	t _{pLZ} t _{pHZ}	R _L = 1k Ω	50	4.5	-	17	30	-	38	
				5.5	-	16	27	-	34	
Input Capacitance	C _{IN}	DIR,G		-	5	10	-	10	pF	
Bus Input Capacitance	C _{OUT}	An, Bn		-	13	-	-	-		
Power Dissipation Capacitance	C _{PD(1)}	TC74HC245A		-	41	-	-	-		
		TC74HC640A643A		-	39	-	-	-		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
 Average operating current can be obtained by the equation:

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8(\text{per bit})$$