- Single 5-V ± 10% Power Supply
- Fast Access Time 20/25/35 ns
- Equal Address and Chip-Enable Access
   Time
- All Inputs and Outputs Are TTL-Compatible
- 3-State Outputs
- Power Operation: 220/210/200 mA Maximum, Active AC
- Low-Power Standby
- Ceramic Package Options:
  - 36-Pin, 400-mil CSOJ (HJA Suffix)
  - 36-Pin, 500 mil Flatpack (HKE Suffix)
- Operating Free-Air Temperature Range –55°C to 125°C

#### description

The SMJ684002 is a 4194304-bit static random-access memory (SRAM), organized as 524288-words of 8-bits. The SMJ684002 is fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.

The SMJ684002 is equipped with chip-enable ( $\overline{\text{CE}}$ ) and output-enable ( $\overline{\text{OE}}$ ) pins, allowing for greater system flexibility and eliminating bus-contention problems. When either input (output-enable or chip-enable) is high, it forces the outputs into the high-impedance state. The SMJ684002 is available in a 500-mil, 36-lead, surface-mount package (HKE suffix) and a 400-mil, 36-lead, flatpack (HJA suffix).

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

#### HJA/HKE PACKAGE (TOP VIEW)

<b>A</b> 6 [	10	36	NC
<b>A</b> 7 [	2	35	]A1
<b>A</b> 8	3	34	<b>A</b> 0
<b>A</b> 9 [	4	33	A5
<b>A</b> 17 [	5	32	A4
CE	6	31	Œ
DQ1	7	30	DQ8
DQ2	8	29	DQ7
V <sub>CC</sub>	9	28	$V_{SS}$
$v_{SS}$ [	10	27	Vcc
DQ3	11	26	DQ6
DQ4	12	25	DQ5
WE	13	24	A16
<b>A</b> 18	14	23	A15
<b>A</b> 10	15	22	A14
A11 [	16	21	A3
A12 [	17	20	A2
A13 [	18	19	NC


PIN NO	PIN NOMENCLATURE						
A0-A18 WE OE CE DQ1-DQ8 NC VCC VSS	Address Inputs Write Enable Output Enable Chip Enable Data Input/Output No Connection 5-V Power Supply Ground						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## functional block diagram





## operation

#### address (A0-A18)

Nineteen address lines allow access to each of the 512K 8-bit words in RAM.

#### data inputs/data outputs (DQ1-DQ8)

Data can be written into the device when  $\overline{CE}$  and  $\overline{WE}$  are low. DQ1 –DQ8 are TTL compatible. The device is placed in a low-power standby mode with the DQs in the high-impedance state when a logic high is on  $\overline{CE}$ . The device remains active with high-impedance DQs when  $\overline{OE}$  and  $\overline{WE}$  are high, and when  $\overline{CE}$  is low.

### chip enable (CE)

Whenever  $\overline{CE}$  is low, the device is active. Standby mode is reached when  $\overline{CE}$  is high. Data is retained during standby.

#### write enable (WE)

The read or write mode is selected through the use of  $\overline{WE}$ .  $\overline{WE}$  must be high for the read mode and low for the write mode.  $\overline{WE}$  must be high when address changes occur to prevent writing data erroneously into new memory locations.  $\overline{WE}$  is irrelevant when the device is in standby mode.

#### output enable (OE)

When in the read mode,  $\overline{OE}$  controls the state of the DQs. A high on  $\overline{OE}$  places the DQs in the high-impedance state, while a low provides data on the outputs.

#### truth table

CE	U	WE	MODE	I/O PIN	CYCLE	CURRENT
Н	Х	Х	Not selected	Hi-Z	1	ISB1-ISB2
L	Ħ	H	Output disabled	Hi-Z	ı	ICCA
L	L	I	Read	DOUT	Read	ICCA
L	X	L	Write	Hi-Z	Write	ICCA

X = don't care



## absolute maximum ratings over operating free air temperature†

Supply voltage range, V <sub>CC</sub>	−0.5 V to 7 V
Voltage relative to V <sub>SS</sub> for any pin except V <sub>CC</sub>	– 0.5 to V <sub>CC</sub> + 0.5 V
Output current per I/O	
Power dissipation	
Operating free-air temperature range, T <sub>A</sub>	– 55°C to 125°C
Storage temperature range, T <sub>stg</sub>	– 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
$V_{IH}$	High-level input voltage (see Note 1)	2.2		V <sub>CC</sub> + 0.3	٧
$V_{ L}$	Low-level input voltage (see Note 2)	- 0.5		0.8	٧
$T_A$	Operating free-air temperature	- 55		125	°C

NOTES: 1.  $V_{IH}(MAX) = V_{CC} + 0.3 - V dc$ ;  $V_{IH}(MAX) = V_{CC} + 2 - V ac$  (pulse width  $\leq 2 \text{ ns}$ ).

2.  $V_{\parallel}L(M|N) = -0.5$ -V dc;  $V_{\parallel}L(M|N) = -2$ -V ac (pulse width  $\le 2$  ns).

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEGT CONDITIONS		'68400	02-20	'68400	02-25	'684002-35		UNIT
	FARAIVIETER	TEST CONDITIONS‡		MIN	MAX	MIN	MAX	MIN	MAX	UNII
۷он	High-level output voltage	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -4 \text{ m}$	ıΑ	2.4		2.4		2.4		٧
VOL	Low-level output voltage	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 8 \text{ mA}$			0.4		0.4		0.4	٧
Ц	Input current (leakage)	All inputs, $V_{IN} = 0$ to $V_{IN} = 0$	'cc	- 1	1	<b>–</b> 1	1	-1	1	μΑ
Ю	Output current (leakage)	$\overline{CE} = V_{IH}, \qquad V_{OUT} = 0 \text{ to}$	VCC	-1	1	<b>–</b> 1	1	-1	1	μΑ
Icc	AC active supply current	$V_{CC} = 5.5 \text{ V},  I_{O} = 0 \text{ mA}$ $f = MAX = 1/t_{C(R)}$			220		210		200	mA
I <sub>SB1</sub>	AC standby current	$V_{CC} = 5.5 \text{ V}, \qquad \overline{CE} \ge V_{IH}(M)$ No other restrictions on other if $= MAX = 1/t_{C(R)}$	AX) nputs		60		50		40	A
I <sub>SB2</sub>	CMOS standby current	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{V}_{\text{IH}} \le \text{V}_{\text{SS}} + 0.2 \text{ V}, \text{ or } \ge \text{V}_{\text{CC}} - \text{V}_{\text{CC}} = 5.5 \text{ V},$ $\text{f} = 0 \text{ MHz}$	-0.2 V		15		15		15	mA

<sup>‡</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the recommended operating conditions table.

# capacitance over recommended ranges of supply voltage,§ f = 1 MHz, $V_{OUT}$ = 0 V, $V_{IN}$ = 0 V, $T_A$ = 25°C

	PARAMETER					
Ci	lanut apparitance	All inputs except clocks and DQs		10	pF	
	Input capacitance	CE, OE, WE		12	pΓ	
C <sub>I/o</sub>	Input/output capacitance	DQ1-DQ8		14	pF	

<sup>§</sup> Capacitance measurements are made on sample basis only.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

#### read cycle timing (see Note 3)


		JEDEC	MCM62	246-20	MCM62	246-25	MCM62	246-35	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(R)</sub>	Cycle time, read (see Notes 4 and 5)	<sup>t</sup> AVAV	20		25		35		ns
<sup>t</sup> a(A)	Access time, address	<sup>t</sup> AVQV		20		25		35	ns
<sup>t</sup> a(E)	Access time, enable (see Note 6)	<sup>t</sup> ELQV		20		25		35	ns
t <sub>a(G)</sub>	Access time, output enable	tOLQV		6		8		10	ns
<sup>t</sup> h(A)	Hold time, output from address change	t <sub>AXQX</sub>	5		5		5		ns
t <sub>en(E)</sub>	Enable low to output active (see Notes 7, 8, and 9)	<sup>t</sup> ELQX	5		5		5		ns
<sup>t</sup> en(G)	Enable time, output low to output active (see Notes 7, 8, and 9)	tolqx	0		0		0		ns
<sup>t</sup> dis(E)	Disable time, output high to output high-impedance (see Notes 7, 8, and 9)	<sup>t</sup> EHQZ	0	8	0	10	0	12	ns
<sup>t</sup> dis(G)	Disable time, output high to output high-impedance (see Notes 7, 8, and 9)	<sup>t</sup> OHQZ	0	8	0	10	0	12	ns

NOTES: 3. WE is high for read cycle.

- 4. Product sensitivities to noise require grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 5. All read-cycle timings are referenced from the <u>last</u> valid address to the first transitioning address.
- 6. Addresses are valid prior to or coincident with CE going low.
- 7. At any given voltage and temperature, tEHQZMAX < tELQXMIN, and tOHQZMAX < tOLQXMIN, both for a given device and from device to device.
- 8. Transition is measured at  $\pm$  500 mV from steady-state voltage with load in Figure 6 (b).
- 9. This parameter is specified by design but not tested.




switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



NOTE: Chip-enable and output-enable are held in their active state. WE is high; therefore, it stays selected.

Figure 1. Read-Cycle Timing (Device Continuously Selected)

#### PARAMETER MEASUREMENT INFORMATION



<sup>†</sup> Addresses are valid prior to, or coincident with,  $\overline{\text{CE}}$  going low or  $\overline{\text{CE}}$  going high,  $\overline{\text{WE}}$  is high.

Figure 2. Read-Cycle Timing (Enable Controlled)



## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

## write-cycle timing - WE controlled (see Notes 4, 10, and 11)

		JEDEC	'68400	02-20	'68400	02-25	'68400	)2-35	UNIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c</sub> (W)	Cycle time, write (see Note 12)	†AVAV	20		25		35		ns
t <sub>su(A)</sub>	Setup time, address	<sup>t</sup> AVWL	0		0		0		ns
t <sub>su</sub> (AWH)	Setup time., address valid to end of write	tavwh	15		17		20		ns
t <sub>w(W)</sub>	Pulse duration, write	tWLEH	15		17		20		ns
tw(D)	Pulse duration, data valid to end of write	tDVWH	10		10		15		ns
th(D)	Hold time, data from end of write	tWHDX	0		0		0		ns
<sup>t</sup> dis(W)	Disable time, write low to data high-impedance (see Notes 8, 9, and 13)	tWLQZ	0	8	0	10	0	15	ns
ten(W)	Enable time, write high to output active (see Notes 8, 9, and 13)	twHQX	5		5		5		ns
th(A)	Hold time address, from end of write	twhax	0		0		0		ns

- NOTES: 4. Product sensitivities to noise require grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
  - 8. Transition is measured  $\pm$  500 mV from steady-state voltage with load in Figure 6 (b).
  - 9. This parameter is specified by design but not tested.
  - 10. A write occurs during the overlap of CE low and WE low.
  - 11. If  $\overline{OE}$  goes low coincident with or after  $\overline{WE}$  goes low, the output remains in the high-impedance state.
  - 12. All write-cycle timings are referenced from the last valid address to the first transitioning address.
  - 13. At any given voltage and temperature, twLozMAX < twHoxMIN both for a given device and from device to device.




Figure 3. Write-Cycle Timing (Write Enable Controlled)



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 6)

## write-cycle timing – CE controlled (see Notes 4, 10, and 11)

		JEDEC	684002–20	684002–25	684002–35	UNIT
		SYMBOL	MIN MAX	MIN MAX	MIN MAX	UNII
t <sub>c(W)</sub>	Cycle time, write (see Note 12)	†AVAV	20	25	35	ns
t <sub>su(A)</sub>	Setup time, address	<sup>t</sup> AVEL	0	0	0	ns
tw(AWH)	Pulse duration, address valid to end of write	<sup>t</sup> AVEH	15	17	20	ns
+ ,=,	Pulse duration, enable (see Notes 14 and 15)	<sup>t</sup> ELEH	15	17	20	ns
<sup>t</sup> w(E)	Tuise duration, enable (see Notes 14 and 13)	t <sub>ELWH</sub>	15	17	20	115
t <sub>w(W)</sub>	Pulse duration, write	tWLEH	15	17	20	ns
t <sub>su(D)</sub>	Setup time, data valid to end of write	<sup>t</sup> DVEH	10	10	15	ns
<sup>t</sup> h(D)	Hold time, data from end of write	tEHDX	0	0	0	ns
<sup>t</sup> h(A)	Hold time address from end of write	tEHAX	0	0	0	ns

- NOTES: 4. Product sensitivities to noise require grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
  - 10. A write occurs during the overlap of CE low and WE low.
  - 11. If OE goes low coincident with or after WE goes low, the output remains in a high-impedance state.
  - 12. All write-cycle timings are referenced from the last valid address to the first transitioning address.
  - 14. If CE goes high coincident with or before WE goes high, the output remains in a high-impedance state.
     15. If CE goes low coincident with or after WE goes low, the output remains in a high-impedance state.





Figure 4. Write-Cycle Timing (Chip-Enable Controlled)

## data-retention characteristics over recommended operating free-air temperature range

	PARAMETER	TEST SOMBITIONS	'5C1008-20		'5C1008-25		'5C1008-35		UNIT
	FANAIVIETEN	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
VCC	Data-retention voltage supply	.,,	2		2		2		٧
ICC DR	Data-retention current	V <sub>CC</sub> = 2 V CE ≥ V <sub>CC</sub> = 0.2 V		2		2		2	mA
tCDR	Retention time†	$V_{IN} \ge V_{CC} - 0.2 \text{ V}$ or $\le 0.2 \text{ V}$	0		0		0		ns
tR	Operation recovery time †	114 00	20	_	25	_	35		ns

<sup>†</sup>This parameter is tested initially and after any design or process change.




NOTE A: For  $t_R$  and  $t_{CDR}$ :  $\overline{CE1} \ge V_{CC} - 0.2 \text{ V}$  or  $CE2 \le 0.2 \text{ V}$ ,  $V_{IN} \ge V_{CC} - 0.2 \text{ V}$  or  $\le 0.2 \text{ V}$ 

Figure 5. Data-Retention Waveform

#### PARAMETER MEASUREMENT INFORMATION

PARAMETER	VALUE
Input pulse levels	0 V to 3 V
Input rise and fall times	2 ns
Input and output reference levels	1.5 V
Output load	See Figure 6



(c) THEVENIN EQUIVALENT OF (a) OR (b)


NOTE A: C<sub>L</sub> includes probe and fixture capacitances.

Figure 6. Output Load Circuits

#### **MECHANICAL DATA**

#### HJA (R-CDCC-J36)

#### J-LEADED CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.



#### **MECHANICAL DATA**

#### HKE (R-CDFP-F36)

#### **CERAMIC FLATPACK**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1996, Texas Instruments Incorporated