- Functionally Equivalent to QS3253
- $5-\Omega$ Switch Connection Between Two Ports
- TTL-Compatible Input Levels
- Package Options Include Plastic

Small-Outline (D), Shrink Small-Outline
(DB, DBQ), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

## description

The SN74CBT3253 is a dual 1-of-4 high-speed TTL-compatible FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.
$1 \overline{O E}, 2 \overline{O E}, S 0$, and S 1 select the appropriate $B$ output for the A-input data.
The SN74CBT3253 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

D, DB, DBQ, DGV, OR PW PACKAGE (TOP VIEW)


FUNCTION TABLE
(each multiplexer/demultiplexer)

| INPUTS |  |  | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\mathbf{O E}$ | S1 | S0 |  |
| L | L | L | A port $=$ B1 port |
| L | L | H | A port $=$ B2 port |
| L | H | L | A port $=$ B3 port |
| L | H | H | A port $=$ B4 port |
| H | X | X | Disconnect |

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (see Note 1) ............................................................ -0.5 V to 7 V
Continuous channel current ..................................................................................... 128 mA

Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 2): D package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $113^{\circ} \mathrm{C} / \mathrm{W}$
DB package ..................................... $131^{\circ} \mathrm{C} / \mathrm{W}$
DBQ package ....................................... $139^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ....................................... 180² $\mathrm{C} / \mathrm{W}$
PW package ....................................... 149 ${ }^{\circ} \mathrm{C} / \mathrm{W}$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 3)

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
| UNIT |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4 | 5.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level control input voltage | 2 | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level control input voltage | V |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | -40 | 85 |

NOTE 3: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\boldsymbol{I}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| I |  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ or GND |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{l} \mathrm{O}=0$, | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 3 | $\mu \mathrm{A}$ |
| $\Delta_{\mathrm{l}}^{\mathrm{CC}}{ }^{\ddagger}$ | Control inputs | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2.5 | mA |
| $\mathrm{C}_{i}$ | Control inputs | $\mathrm{V}_{\mathrm{I}}=3 \mathrm{~V}$ or 0 |  |  |  | 3.5 |  | pF |
| $\mathrm{C}_{\mathrm{io} \text { (OFF) }}$ | A port | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 , | $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{CC}}$ |  |  | 10 |  | pF |
|  | B port |  |  |  |  | 4 |  |  |
| $\mathrm{r}_{\mathrm{on}}$ § |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \\ & \text { TYP at } \mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$, | $\mathrm{I}=15 \mathrm{~mA}$ |  |  |  | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{l}}=0$ | $\mathrm{I}=64 \mathrm{~mA}$ |  | 5 | 7 |  |
|  |  | $\mathrm{I}=30 \mathrm{~mA}$ |  |  | 5 | 7 |  |
|  |  | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$, | $\mathrm{I}=15 \mathrm{~mA}$ |  | 10 | 15 |  |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
$\S$ Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lower voltage of the two (A or B) terminals.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ \pm 0.5 \mathrm{~V} \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN | MAX |  |
| $t_{p d}{ }^{\text {I }}$ | A or B | B or A | 0.35 |  | 0.25 | ns |
| tpd | S | A or B | 6.6 | 1.6 | 6.2 | ns |
| ten | S | A or B | 7.1 | 1.3 | 6.3 | ns |
|  | $\overline{\mathrm{OE}}$ |  | 7.3 | 1.4 | 6.4 |  |
| ${ }^{\text {dis }}$ | S | A or B | 7.9 | 1.1 | 7.4 | ns |
|  | $\overline{\mathrm{OE}}$ |  | 7.3 | 2.3 | 7 |  |

TThe propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

## PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

| TEST | S1 |
| :---: | :---: |
| $\mathbf{t}_{\text {pd }}$ | Open |
| $\mathbf{t P L Z}^{\prime} \mathbf{t P Z L}$ | 7 V |
| $\mathbf{t}_{\text {PHZ }} / \mathrm{t}_{\mathrm{PZH}}$ | Open |



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis. }}$.
F. tpZL and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{p d}$.

Figure 1. Load Circuit and Voltage Waveforms

