

**DESCRIPTION**

This is a family of 1048576-word by 16-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metal process combined with twin-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

**FEATURES**

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	$\overline{OE}$ access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M4V18165CTP-5,SS	50	13	25	13	90	540
M5M4V18165CTP-6,6S	60	15	30	15	110	450
M5M4V18165CTP-7,7S	70	20	35	20	130	390


- Standard 50 pin TSOP
- Single 3.3V  $\pm 0.3$ V supply
- Low stand-by power dissipation  
1.8mW (Max) ----- CMOS Input level
- Low operating power dissipation  
M5M4V18165CTP-5,5S ----- 650.0mW (Max)  
M5M4V18165CTP-6,6S ----- 540.0mW (Max)  
M5M4V18165CTP-7,7S ----- 470.0mW (Max)
- Hyper-page mode , Read-modify-write,RAS-only refresh  
CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode,  $\overline{OE}$  and W to control output buffer impedance  
All inputs, output TTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A0~A9)
  - \* : Applicable to self refresh version (M5M4V18165CTP-5S,-6S,-7S : option) only

**APPLICATION**

Main memory unit for computers, Microcomputer memory,  
Refresh memory for CRT

**PIN DESCRIPTION**

Pin name	Function
A0~A9	Address inputs
DQ1~DQ16	Data inputs/outputs
RAS	Row address strobe input
UCAS	Upper byte control column address strobe input
LCAS	Lower byte control column address strobe input
W	Write control input
$\overline{OE}$	Output enable input
Vcc	Power supply (+3.3V)
Vss	Ground (0V)

**PIN CONFIGURATION (TOP VIEW)**

Outline 50P3G-F (400mil TSOP Normal Bend)

NC : NO CONNECTION

**FUNCTION**


The M5M4V18165CTP provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g.,

hyper page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs					Input/Output	
	RAS	LCAS	UCAS	W	OE	DQ1-DQ8	DQ9-DQ16
Lower byte read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower byte write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper byte write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
RAS-only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before RAS refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



**PRELIMINARY**

Note: This is not a final Standard after  
Some parametric limits are subject to change.

**M5M4V18165CTP-5,-6,-7,-5S,-6S,-7S****HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-0.5~4.6	V
VI	Input voltage		-0.5~4.6	V
VO	Output voltage		-0.5~4.6	V
Io	Output current		50	mA
Pd	Power dissipation	Ta=25 °C	1000	mW
Topr	Operating temperature		0 ~ 70	°C
Tsig	Storage temperature		-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted) (Note 1)**

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	3.0	3.3	3.6	V
Vss	Supply voltage	0	0	0	V
ViH	High-level input voltage, all inputs	2.0		Vcc+0.3	V
VIL	Low-level input voltage, all inputs	-0.3		0.8	V

Note 1 : All voltage values are with respect to Vss.

**ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted) (Note 2)**

Symbol	Parameter	Test conditions			Limits			Unit
		Min	Typ	Max	Min	Typ	Max	
VOH	High-level output voltage	I <sub>OH</sub> =-2.0mA		2.4		Vcc		V
VOL	Low-level output voltage	I <sub>OL</sub> =2mA		0		0.4		V
IOZ	Off-state output current	Q floating, 0V≤V <sub>OUT</sub> ≤3.3V		-10		10		μA
II	Input current	0V≤V <sub>IN</sub> ≤3.6V, Other inputs pins=0V		-10		10		μA
ICC1(AV)	Average supply current from Vcc operating (Note 3,4,5)	M5M4V18165C-5,-5S M5M4V18165C-6,-6S M5M4V18165C-7,-7S	RAS, CAS cycling t <sub>RC</sub> =t <sub>WC</sub> =min. output open		180			mA
					150			
					130			
ICC2	Supply current from Vcc, stand-by (Note 6)		RAS=CAS=V <sub>iH</sub> , output open		2			mA
			RAS=CAS≥Vcc-0.2V output open		0.5			
					0.15*			
ICC3(AV)	Average supply current from Vcc refreshing (Note 3,5)	M5M4V18165C-5,-5S M5M4V18165C-6,-6S M5M4V18165C-7,-7S	RAS cycling, CAS=V <sub>iH</sub> t <sub>RC</sub> =min. output open		180			mA
					150			
					130			
ICC4(AV)	Average supply current from Vcc Hyper-Page-Mode (Note 3,4,5)	M5M4V18165C-5,-5S M5M4V18165C-6,-6S M5M4V18165C-7,-7S	RAS=V <sub>IL</sub> , CAS cycling t <sub>PC</sub> =min. output open		165			mA
					130			
					110			
ICC5(AV)	Average supply current from Vcc CAS before RAS refresh mode (Note 3)	M5M4V18165C-5,-5S M5M4V18165C-6,-6S M5M4V18165C-7,-7S	CAS before RAS refresh cycling t <sub>RC</sub> =min. output open		180			mA
					150			
					130			
ICC6(AV) *	Average supply current from Vcc Extended-refresh cycle (Note 6)	M5M4V18165C (S)	Stand-by: RAS≥Vcc-0.2V CAS≥Vcc-0.2V or CAS≤0.2V CAS before RAS refresh: RAS cycling CAS≥0.2V or CAS before RAS refresh cycling W≤0.2V or ≥Vcc-0.2V OE≤0.2V or ≥Vcc-0.2V A0~A9≤0.2V or ≥Vcc-0.2V DQ=open, t <sub>RC</sub> =125 μs, t <sub>RAS</sub> -t <sub>RASmin</sub> ~1 μs			300		μA
ICC7(AV) *	Average supply current from Vcc Self-refresh cycle	M5M4V18165C (S)	RAS=CAS≤0.2V			200		μA

Note 2: Current flowing into an IC is positive, out is negative.

3: ICC1 (AV), ICC3 (AV) and ICC4 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: ICC1 (AV) and ICC4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS=V<sub>IL</sub> and CAS/UCAS=V<sub>iH</sub>.



**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**M5M4V18165CTP-5,-6,-7,-5S,-6S,-7S****HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****CAPACITANCE** ( $T_a=0\sim70^\circ C$ ,  $V_{cc}=3.3V\pm3.3V$ ,  $V_{ss}=0V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_i(A)$	Input capacitance, address inputs	$V_i=V_{ss}$ $f=1MHz$ $V_i=25mVrms$			5	pF
$C_i(\bar{OE})$	Input capacitance, OE input				7	pF
$C_i(\bar{W})$	Input capacitance, write control input				7	pF
$C_i(\bar{RAS})$	Input capacitance, RAS input				7	pF
$C_i(\bar{CAS})$	Input capacitance, CAS input				7	pF
$C_{i/o}$	Input/Output capacitance, data ports				7	pF

**SWITCHING CHARACTERISTICS** ( $T_a=0 \sim 70^\circ C$ ,  $V_{cc}=3.3V\pm0.3V$ ,  $V_{ss}=0V$ , unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit	
		M5M4V18165C-5,-5S		M5M4V18165C-6,-6S		M5M4V18165C-7,-7S			
		Min	Max	Min	Max	Min	Max		
$t_{CAC}$	Access time from CAS (Note 7,8)	13		15		20		ns	
$t_{TRAC}$	Access time from RAS (Note 7,9)	50		60		70		ns	
$t_{AA}$	Column address access time (Note 7,10)	25		30		35		ns	
$t_{CPA}$	Access time from CAS precharge (Note 7,11)	30		35		40		ns	
$t_{OEAI}$	Access time from OE (Note 7)	13		15		20		ns	
$t_{TOHC}$	Output hold time from CAS	5		5		5		ns	
$t_{TOHR}$	Output hold time from RAS (Note 13)	5		5		5		ns	
$t_{CLZ}$	Output low impedance time from CAS low (Note 7)	5		5		5		ns	
$t_{OEZ}$	Output disable time after OE high (Note 12)	0	13	0	15	0	20	ns	
$t_{WEZ}$	Output disable time after WE low (Note 12)	0	13	0	15	0	20	ns	
$t_{TOFF}$	Output disable time after CAS high (Note 12,13)	0	13	0	15	0	20	ns	
$t_{REZ}$	Output disable time after RAS high (Note 12,13)	0	13	0	15	0	20	ns	

Note 6: An initial pause of 500  $\mu s$  is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note 7: The RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 16.4ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to  $V_{OH}=2.4V(I_{OH}=-2mA)$  /  $V_{OL}=0.4V(I_{OL}=2mA)$  load 100pF.  
The reference levels for measuring of output signal are 2.0V( $V_{OH}$ ) and 0.8V( $V_{OL}$ ).

8: Assumes that  $t_{RCO} \geq t_{RCO(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ , and  $t_{CP} \geq t_{CP(max)}$ .

9: Assumes that  $t_{RCO} \leq t_{RCO(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ . If  $t_{RCO}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{TRAC}$  will increase by amount that  $t_{RCO}$  exceeds the value shown.

10: Assumes that  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ .

11: Assumes that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .

12:  $t_{OEZ(max)}$ ,  $t_{WEZ(max)}$ ,  $t_{TOFF(max)}$  and  $t_{REZ(max)}$  defines the time at which the output achieves the high impedance state ( $|I_{OUT}| \leq |\pm 10\mu A|$ ) and is not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

13: Output is disabled after both RAS and CAS go to high.

**TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh and Hyper-Page Mode Cycles)**  
(Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted, see notes 14,15)

Symbol	Parameter	Limits						Unit	
		M5M4V18165C-5,-5S		M5M4V18165C-6,-6S		M5M4V18165C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tREF	Refresh cycle time		16.4		16.4		16.4	ms	
tREF *	Refresh cycle time		128		128		128	ms	
tRP	RAS high pulse width	30		40		50		ns	
tRCD	Delay time, RAS low to CAS low (Note 16)	18	37	20	45	20	50	ns	
tCRP	Delay time, CAS high to RAS low	5		5		5		ns	
tRPC	Delay time, RAS high to CAS low	0		0		0		ns	
tCPN	CAS high pulse width	8		10		10		ns	
tRAD	Column address delay time from RAS low (Note 17)	13	25	15	30	15	35	ns	
tASR	Row address setup time before RAS low	0		0		0		ns	
tASC	Column address setup time before CAS low (Note 18)	0	10	0	13	0	13	ns	
tRAH	Row address hold time after RAS low	8		10		10		ns	
tCAH	Column address hold time after CAS low	8		10		10		ns	
tdzc	Delay time, data to CAS low (Note 19)	0		0		0		ns	
tdzo	Delay time, data to OE low (Note 19)	0		0		0		ns	
tRDD	Delay time, RAS high to data (Note 20)	13		15		20		ns	
tCDD	Delay time, CAS high to data (Note 20)	13		15		20		ns	
tODD	Delay time, OE high to data (Note 20)	13		15		20		ns	
tt	Transition time (Note 21)	1	50	1	50	1	50	ns	

Note 14: The timing requirements are assumed tt =2ns.

15: VIH(min) and Vil(max) are reference levels for measuring timing of input signals.

16: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tCAC or tAA.

17: tRAD(max) is specified as a reference point only. If tRAD ≥ tRAD(max) and tASC ≤ tASC(max), access time is controlled exclusively by tAA.

18: tASC(max) is specified as a reference point only. If tRCD ≥ tRCD(max) and tASC ≥ tASC(max), access time is controlled exclusively by tCAC.

19: Either tdzc or tdzo must be satisfied.

20: Either tRDD or tCDD or tODD must be satisfied.

21: tt is measured between VIH(min) and Vil(max).

### Read and Refresh Cycles

Symbol	Parameter	Limits						Unit	
		M5M4V18165C-5,-5S		M5M4V18165C-6,-6S		M5M4V18165C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tRC	Read cycle time	90		110		130		ns	
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tcas	CAS low pulse width	8	10000	10	10000	13	10000	ns	
tCSH	CAS hold time after RAS low	40		48		55		ns	
tRSH	RAS hold time after CAS low	13		15		20		ns	
tRCS	Read setup time before CAS low	0		0		0		ns	
tRCH	Read hold time after CAS high (Note 22)	0		0		0		ns	
tRRH	Read hold time after RAS high (Note 22)	10		10		10		ns	
tRAL	Column address to RAS hold time	25		30		35		ns	
tCAL	Column address to CAS hold time	13		18		23		ns	
tRHH	RAS hold time after OE low	13		15		20		ns	
tOCH	CAS hold time after OE low	13		15		20		ns	

Note 22: Either tRCH or tRRH must be satisfied for a read cycle.

**HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Write Cycle (Early Write and Delayed Write)**

Symbol	Parameter	Limits						Unit	
		M5M4V18165C-5,-5S		M5M4V18165C-6,-6S		M5M4V18165C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tWC	Write cycle time	90		110		130		ns	
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tCAS	CAS low pulse width	8	10000	10	10000	13	10000	ns	
tCSH	CAS hold time after RAS low	40		48		55		ns	
tRSH	RAS hold time after CAS low	13		15		20		ns	
tWCS	Write setup time before CAS low (Note 24)	0		0		0		ns	
tWCH	Write hold time after CAS low	8		10		13		ns	
tCWL	CAS hold time after W low	8		10		13		ns	
tRWL	RAS hold time after W low	8		10		13		ns	
tWP	Write pulse width	8		10		13		ns	
tDS	Data setup time before CAS low or W low	0		0		0		ns	
tDH	Data hold time after CAS low or W low	8		10		13		ns	

**Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits						Unit	
		M5M4V18165C-5,-5S		M5M4V18165C-6,-6S		M5M4V18165C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tRWC	Read write/read modify write cycle time (Note 23)	109		133		161		ns	
tRAS	RAS low pulse width	75	10000	89	10000	107	10000	ns	
tCAS	CAS low pulse width	38	10000	44	10000	57	10000	ns	
tCSH	CAS hold time after RAS low	70		82		99		ns	
tRSH	RAS hold time after CAS low	38		44		57		ns	
tRCS	Read setup time before CAS low	0		0		0		ns	
tCWD	Delay time, CAS low to W low (Note 24)	28		32		42		ns	
tRWD	Delay time, RAS low to W low (Note 24)	65		77		92		ns	
tAWD	Delay time, address to W low (Note 24)	40		47		57		ns	
tOEH	OE hold time after W low	13		15		20		ns	

Note 23: tRWC is specified as  $tRWC(\text{min}) = tRAC(\text{max}) + tIODD(\text{min}) + tRWL(\text{min}) + tRP(\text{min}) - 4T$ .

24: twcs, tcwd, trwd and tawd and, tcpwd are specified as reference points only. If  $tWCS \geq tWCS(\text{min})$  the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If  $tCWD \geq tCWD(\text{min})$ ,  $tRWD \geq tRWD(\text{min})$ ,  $tAWD \geq tAWD(\text{min})$  and  $tCPWD \geq tCPWD(\text{min})$  (for hyper page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to Vih) is indeterminate.

**PRELIMINARY**

Notice. This is not a final specification.  
Some parametric limits are subject to change.

**M5M4V18165CTP-5,-6,-7,-5S,-6S,-7S****HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Hyper page Mode Cycle**(Read, Early Write, Read-Write, Read-Modify-Write Cycle, Read Write Mix Cycle, Hi-Z control by  $\overline{OE}$  or  $\overline{W}$ ) (Note 25)

Symbol	Parameter	Limits						Unit	
		M5M4V18165C-5,-5S		M5M4V18165C-6,-6S		M5M4V18165C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tHPC	Hyper page mode read/write cycle time	20		25		30		ns	
tHPRWC	Hyper page mode read write/read modify write cycle time	57		66		79		ns	
tDOH	Output hold time from $\overline{CAS}$ low	5		5		5		ns	
tRAS	RAS low pulse width for read write cycle (Note 26)	65	100000	77	100000	92	100000	ns	
tCP	CAS high pulse width (Note 27)	8	13	10	16	10	16	ns	
tCPRH	RAS hold time after $\overline{CAS}$ precharge	30		35		40		ns	
tCPWD	Delay time, $\overline{CAS}$ precharge to $\overline{W}$ low (Note 24)	45		52		62		ns	
tCHOL	Hold time to maintain the data Hi-Z until CAS access	7		7		7		ns	
TOEPE	$\overline{OE}$ Pulse width (Hi-Z control)	7		7		7		ns	
TWPE	W Pulse width (Hi-Z control)	7		7		7		ns	
tHCWD	Delay time, $\overline{CAS}$ low to $\overline{W}$ low after read	28		32		42		ns	
tHAWD	Delay time, address to $\overline{W}$ low after read	52		62		72		ns	
tHPWD	Delay time, $\overline{CAS}$ precharge to $\overline{W}$ low after read	62		72		82		ns	
tHCOD	Delay time, $\overline{CAS}$ low to $\overline{OE}$ high after read	13		15		20		ns	
tHAOD	Delay time, address to $\overline{OE}$ high after read	25		30		35		ns	
tHPOD	Delay time, $\overline{CAS}$ precharge to $\overline{OE}$ high after read	30		35		40		ns	

Note 25: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

26: tRAS(min) is specified as two cycles of  $\overline{CAS}$  input are performed.

27: tCP(max) is specified as a reference point only.

**CAS before RAS Refresh Cycle (Note 28)**

Symbol	Parameter	Limits						Unit	
		M5M4V18165C-5,-5S		M5M4V18165C-6,-6S		M5M4V18165C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tCSR	CAS setup time before RAS low	5		5		5		ns	
tCHR	CAS hold time after RAS low	10		10		15		ns	

Note 28: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

**PRELIMINARY**

Notice: This is not a final specification.  
Some parameter limits are subject to change.

**HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****SELF REFRESH SPECIFICATIONS**


Self refresh devices are denoted by "S" after speed item, like -5S/ -6S/ -7S. The other characteristics and requirements than the below are same as normal devices.

**TIMING REQUIREMENTS** ( $T_a=0\sim70^\circ C$ ,  $V_{cc}=5.0V \pm 10\%$ ,  $V_{ss}=0V$ , unless otherwise noted, see notes 13,14)


Symbol	Parameter	Limits						Unit	
		M5M4V18165C-5S		M5M4V18165C-6S		M5M4V18165C-7S			
		Min	Max	Min	Max	Min	Max		
tRAS	Self refresh RAS low pulse width	100		100		100		μs	
tRPS	Self refresh RAS high precharge time	90		110		130		ns	
tCHS	Self refresh RAS hold time	- 50		- 50		- 50		ns	

**SELF REFRESH ENTRY & EXIT CONDITIONS****(1) In case of distributed refresh**

The last / first full refresh cycles (1K) must be made within tns / tsn before / after self refresh, on the condition of  $tns \leq 16.4ms$  and  $tsn \leq 16.4ms$ .


**(2) In case of burst refresh**

The last / first full refresh cycles (1K) must be made within tns / tsn before / after self refresh, on the condition of  $tns + tsn \leq 16.4ms$ .



## Timing Diagrams (Note 29)

## Read Cycle



Note 29



Indicates the don't care input.  
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$  or  $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$




Indicates the invalid output.

PRELIMINARY

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM


## Byte Read Cycle



**PRELIMINARY**  
Notice: This is not a final specification.  
 Some parameter limits are subject to change.


HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

**Early Write Cycle**



**PRELIMINARY**


This document contains Preliminary Information. This information is subject to change without notice or obligation.

**M5M4V18165CTP-5,-6,-7,-5S,-6S,-7S****HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Byte Early Write Cycle**

PRELIMINARY


HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

## Delayed Write Cycle




## HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

## Byte Delayed Write Cycle




**PRELIMINARY**

Notice. This is not a final specification.  
Some parametric limits are subject to change.


**M5M4V18165CTP-5,-6,-7,-5S,-6S,-7S****HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Read-Write, Read-Modify-Write Cycle**

**PRELIMINARY**


Subject to change without notice or obligation. All trademarks and registered trademarks are the property of their respective holders.

**HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Byte Read-Write, Read-Modify-Write Cycle**

## Hyper Page Mode Read Cycle




## Hyper Page Mode Byte Read Cycle




**PRELIMINARY**

Notice: This is not a final specification.  
Some parametric limits are subject to change.

**M5M4V18165CTP-5,-6,-7,-5S,-6S,-7S****HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Hyper Page Mode Early Write Cycle**

**PRELIMINARY**

This document contains preliminary information.  
Subject to change without notice or obligation.


**M5M4V18165CTP-5,-6,-7,-5S,-6S,-7S****HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Hyper Page Mode Byte Early Write Cycle**

## PRELIMINARY


## M5M4V18165CTP-5,-6,-7,-5S,-6S,-7S

## HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

## Hyper Page Mode Read-Write, Read-Modify-Write Cycle



## Hyper Page Mode Byte Read-Write, Read-Modify-Write Cycle




## PRELIMINARY

This is not a final datasheet.  
Some parameters listed are subject to change.


## HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

## Hyper Page Mode Mix Cycle (1)




**PRELIMINARY**


Note: This document is a final specification.  
Some parameters are subject to change.

**M5M4V18165CTP-5,-6,-7,-5S,-6S,-7S****HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Hyper Page Mode Mix Cycle (2)**

## Hyper Page Mode Read Cycle ( Hi-Z control by OE )




## Hyper Page Mode Read Cycle ( Hi-Z control by W )




**PRELIMINARY**


This is just a final specification  
whose parameter limits are subject to change

**M5M4V18165CTP-5,-6,-7,-5S,-6S,-7S****HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****RAS-only Refresh Cycle**

## CAS before RAS Refresh Cycle, Extended Refresh Cycle\*




## Hidden Refresh Cycle (Read) (Note 30)



Note 30: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.  
Timing requirements and output state are the same as that of each cycle shown above.

## Self Refresh Cycle \*



**PRELIMINARY**

Note: This is not a final Specification.  
Some parameteric limits are subject to change.

**HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM****Upper / (Lower) Self Refresh Cycle\***