

K7M163625A  
K7M161825A

*Preliminary*  
512Kx36 & 1Mx18 Flow-Through NtRAM™

---

Document Title

512Kx36 & 1Mx18-Bit Flow Through NtRAM™

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	1. Initial document.	Feb. 23. 2001	Preliminary
0.1	1. Add JTAG Scan Order	May. 10. 2001	Preliminary

---

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

---



**K7M163625A  
K7M161825A**

**512Kx36 & 1Mx18 Flow-Through NtRAM™**

*Preliminary*

**16Mb NtRAM(Flow Through / Pipelined) Ordering Information**

Org.	Part Number	Mode	VDD	Speed FT ; Access Time(ns) Pipelined ; Cycle Time(MHz)	PKG	Temp
1Mx18	K7M161825A-Q(H)C65/75/85/90	FlowThrough	3.3	6.5/7.5/8.5/9.0ns	Q : 100TQFP H : 119BGA	C (Commercial Temperature Range)
	K7N161801A-Q(H)C16/15/13	Pipelined	3.3	167/150/133MHz		
	K7N161809A-Q(H)C25/22/20	Pipelined	3.3	250/225/200MHz		
	K7N161845A-Q(H)C16/15/13	Pipelined	2.5	167/150/133MHz		
	K7N161849A-Q(H)C25/22/20	Pipelined	2.5	250/225/200MHz		
512Kx36	K7M163625A-Q(H)C65/75/85/90	FlowThrough	3.3	6.5/7.5/8.5/9.0ns		
	K7N163601A-Q(H)C16/15/13	Pipelined	3.3	167/150/133MHz		
	K7N163609A-Q(H)C25/22/20	Pipelined	3.3	250/225/200MHz		
	K7N163645A-Q(H)C16/15/13	Pipelined	2.5	167/150/133MHz		
	K7N163649A-Q(H)C25/22/20	Pipelined	2.5	250/225/200MHz		
256Kx72	K7N167245A-HC16/15/13	Pipelined (Normal Type)	2.5	167/150/133MHz	H : 209BGA	
	K7N167249A-HC25/22/20	Pipelined (Normal Type)	2.5	250/225/200MHz		
	K7N167285A-HC30/27/25	Pipelined (Sigma Type)	1.8	300/275/250MHz		



ELECTRONICS

**512Kx36 & 1Mx18-Bit Flow Through NtRAM™**

**FEATURES**

- 3.3V+0.165V/-0.165V Power Supply.
- I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O
- Byte Writable Function.
- Enable clock and suspend operation.
- Single READ/WRITE control pin.
- Self-Timed Write Cycle.
- Three Chip Enable for simple depth expansion with no data contention .
- A interleaved burst or a linear burst mode.
- Asynchronous output enable control.
- Power Down mode.
- TTL-Level Three-State Outputs.
- 100-TQFP-1420A /119BGA(7x17 Ball Grid Array Package).

**GENERAL DESCRIPTION**

The K7M163625A and K7M161825A are 18,874,368-bits Synchronous Static SRAMs.


The NRAM™, or No Turnaround Random Access Memory utilizes all bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low". Asynchronous inputs include the sleep mode enable(ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals. For read cycles, Flow-Through SRAM allows output data to simply flow freely from the memory array.

The K7M163625A and K7M161825A are implemented with SAMSUNG's high performance CMOS technology and is available in 100pin TQFP and 119BGA packages. Multiple power and ground pins minimize ground bounce.

**FAST ACCESS TIMES**

Parameter	Symbol	-65	-75	-85	-90	Unit
Cycle Time	tCYC	7.5	8.5	10	10	ns
Clock Access Time	tCD	6.5	7.5	8.5	9.0	ns
Output Enable Access Time	tOE	3.5	3.5	3.5	3.5	ns

**LOGIC BLOCK DIAGRAM**



NtRAM™ and No Turnaround Random Access Memory are trademarks of Samsung.




**K7M163625A  
K7M161825A**

**512Kx36 & 1Mx18 Flow-Through NtRAM™**

*Preliminary*

**PIN CONFIGURATION(TOP VIEW)**



**PIN NAME**


SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A18	Address Inputs	32,33,34,35,36,37,44 45,46,47,48,49,50,81 82,83,84,99,100	VDD	Power Supply(+3.3V)	15,16,41,65,91
			VSS	Ground	14,17,40,66,67,90
ADV	Address Advance/Load	85	N.C.	No Connect	38,39,42,43
WE	Read/Write Control Input	88			
CLK	Clock	89	DQa0~a7	Data Inputs/Outputs	52,53,56,57,58,59,62,63
CKE	Clock Enable	87	DQb0~b7	Data Inputs/Outputs	68,69,72,73,74,75,78,79
CS1	Chip Select	98	DQc0~c7	Data Inputs/Outputs	2,3,6,7,8,9,12,13
CS2	Chip Select	97	DQd0~d7	Data Inputs/Outputs	18,19,22,23,24,25,28,29
CS2	Chip Select	92	DQPa~Pd	Data Inputs/Outputs	51,80,1,30
BWx(x=a,b,c,d)	Byte Write Inputs	93,94,95,96	VDDQ	Output Power Supply (2.5V or 3.3V)	4,11,20,27,54,61,70,77
OE	Output Enable	86	VSSQ	Output Ground	5,10,21,26,55,60,71,76
ZZ	Power Sleep Mode	64			
LBO	Burst Mode Control	31			

**Notes :** 1. A<sub>0</sub> and A<sub>1</sub> are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



**ELECTRONICS**

**PIN CONFIGURATION(TOP VIEW)**



**PIN NAME**

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A19	Address Inputs	32,33,34,35,36,37,44 45,46,47,48,49,50,80 81,82,83,84,99,100	VDD	Power Supply(+3.3V)	15,16,41,65,91
			VSS	Ground	14,17,40,66,67,90
ADV	Address Advance/Load	85	N.C.	No Connect	1,2,3,6,7,25,28,29,30, 38,39,42,43,51,52,53, 56,57,75,78,79,95,96
WE	Read/Write Control Input	88			
CLK	Clock	89			
CKE	Clock Enable	87			
CS1	Chip Select	98	DQa0~a8	Data Inputs/Outputs	58,59,62,63,68,69,72,73,74
CS2	Chip Select	97	DQb0~b8	Data Inputs/Outputs	8,9,12,13,18,19,22,23,24
CS2	Chip Select	92			
BWx(x=a,b)	Byte Write Inputs	93,94			
OE	Output Enable	86	VDDQ	Output Power Supply (2.5V or 3.3V)	4,11,20,27,54,61,70,77
ZZ	Power Sleep Mode	64			
LBO	Burst Mode Control	31	VSSQ	Output Ground	5,10,21,26,55,60,71,76

**Notes :** 1. A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.



**119BGA PACKAGE PIN CONFIGURATIONS(TOP VIEW)**

**K7M163625A(512Kx36)**

	1	2	3	4	5	6	7
<b>A</b>	VDDQ	A	A	A	A	A	VDDQ
<b>B</b>	NC	CS2	A	ADV	A	$\overline{CS2}$	NC
<b>C</b>	NC	A	A	VDD	A	A	NC
<b>D</b>	DQc	DQPc	VSS	NC	VSS	DQPb	DQb
<b>E</b>	DQc	DQc	VSS	$\overline{CS1}$	VSS	DQb	DQb
<b>F</b>	VDDQ	DQc	VSS	$\overline{OE}$	VSS	DQb	VDDQ
<b>G</b>	DQc	DQc	$\overline{BWc}$	A	$\overline{BWb}$	DQb	DQb
<b>H</b>	DQc	DQc	VSS	$\overline{WE}$	VSS	DQb	DQb
<b>J</b>	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
<b>K</b>	DQd	DQd	VSS	CLK	VSS	DQa	DQa
<b>L</b>	DQd	DQd	$\overline{BWd}$	NC	$\overline{BWa}$	DQa	DQa
<b>M</b>	VDDQ	DQd	VSS	$\overline{CKE}$	VSS	DQa	VDDQ
<b>N</b>	DQd	DQd	VSS	A1*	VSS	DQa	DQa
<b>P</b>	DQd	DQPd	VSS	A0*	VSS	DQPd	DQa
<b>R</b>	NC	A	$\overline{LBO}$	VDD	NC	A	NC
<b>T</b>	NC	NC	A	A	A	NC	ZZ
<b>U</b>	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ

**Note :** \* A<sub>0</sub> and A<sub>1</sub> are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

**PIN NAME**

SYMBOL	PIN NAME	SYMBOL	PIN NAME
A	Address Inputs	VDD	Power Supply
A <sub>0</sub> ,A <sub>1</sub>	Burst Address Inputs	VSS	Ground
ADV	Address Advance/Load	N.C.	No Connect
$\overline{WE}$	Read/Write Control Input		
CLK	Clock	DQa	Data Inputs/Outputs
$\overline{CKE}$	Clock Enable	DQb	Data Inputs/Outputs
$\overline{CS1}$	Chip Select	DQc	Data Inputs/Outputs
CS <sub>2</sub>	Chip Select	DQd	Data Inputs/Outputs
$\overline{CS2}$	Chip Select	DQPa-Pd	Data Inputs/Outputs
$\overline{BWx}$ (x=a,b,c,d)	Byte Write Inputs	VDDQ	Output Power Supply
$\overline{OE}$	Output Enable		
ZZ	Power Sleep Mode		
$\overline{LBO}$	Burst Mode Control		
TCK	JTAG Test Clock		
TMS	JTAG Test Mode Select		
TDI	JTAG Test Data Input		
TDO	JTAG Test Data Output		

**119BGA PACKAGE PIN CONFIGURATIONS(TOP VIEW)**

**K7M161825A(1Mx18)**

	1	2	3	4	5	6	7
<b>A</b>	VDDQ	A	A	A	A	A	VDDQ
<b>B</b>	NC	CS2	A	ADV	A	$\overline{CS2}$	NC
<b>C</b>	NC	A	A	VDD	A	A	NC
<b>D</b>	DQb	NC	VSS	NC	VSS	DQPa	NC
<b>E</b>	NC	DQb	VSS	$\overline{CS1}$	VSS	NC	DQa
<b>F</b>	VDDQ	NC	VSS	$\overline{OE}$	VSS	DQa	VDDQ
<b>G</b>	NC	DQb	$\overline{BWb}$	A	VSS	NC	DQa
<b>H</b>	DQb	NC	VSS	$\overline{WE}$	VSS	DQa	NC
<b>J</b>	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
<b>K</b>	NC	DQb	VSS	CLK	VSS	NC	DQa
<b>L</b>	DQb	NC	VSS	NC	$\overline{BWa}$	DQa	NC
<b>M</b>	VDDQ	DQb	VSS	$\overline{CKE}$	VSS	NC	VDDQ
<b>N</b>	DQb	NC	VSS	A1*	VSS	DQa	NC
<b>P</b>	NC	DQPb	VSS	A0*	VSS	NC	DQa
<b>R</b>	NC	A	$\overline{LBO}$	VDD	NC	A	NC
<b>T</b>	NC	A	A	NC	A	A	ZZ
<b>U</b>	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ

**Note :** \* A<sub>0</sub> and A<sub>1</sub> are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

**PIN NAME**

SYMBOL	PIN NAME	SYMBOL	PIN NAME
A	Address Inputs	VDD	Power Supply
A <sub>0</sub> ,A <sub>1</sub>	Burst Address Inputs	VSS	Ground
ADV	Address Advance/Load	N.C.	No Connect
$\overline{WE}$	Read/Write Control Input		
CLK	Clock		
$\overline{CKE}$	Clock Enable	DQa	Data Inputs/Outputs
$\overline{CS1}$	Chip Select	DQb	Data Inputs/Outputs
CS <sub>2</sub>	Chip Select	DQPa, Pb	Data Inputs/Outputs
$\overline{CS2}$	Chip Select		
$\overline{BWx}$ (x=a,b)	Byte Write Inputs	VDDQ	Output Power Supply
$\overline{OE}$	Output Enable		
ZZ	Power Sleep Mode		
LBO	Burst Mode Control		
TCK	JTAG Test Clock		
TMS	JTAG Test Mode Select		
TDI	JTAG Test Data Input		
TDO	JTAG Test Data Output		

**FUNCTION DESCRIPTION**

The K7M163625A and K7M161825A are NtRAM™ designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa.

All inputs (with the exception of  $\overline{OE}$ ,  $\overline{LBO}$  and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable( $\overline{CKE}$ ) pin allows the operation of the chip to be suspended as long as necessary. When  $\overline{CKE}$  is high, all synchronous inputs are ignored and the internal device registers will hold their previous values.

NtRAM™ latches external address and initiates a cycle, when  $\overline{CKE}$ , ADV are driven to low and all three chip enables( $\overline{CS1}$ ,  $CS2$ ,  $\overline{CS2}$ ) are active .

Output Enable( $\overline{OE}$ ) can be used to disable the output at any given time.

Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register,  $\overline{CKE}$  is driven low, all three chip enables( $CS1$ ,  $CS2$ ,  $\overline{CS2}$ ) are active, the write enable input signals  $\overline{WE}$  are driven high, and ADV driven low. Data appears at the outputs within the same clock cycle as the address for the data. Also during read operation  $\overline{OE}$  must be driven low for the device to drive out the requested data.

Write operation occurs when  $\overline{WE}$  is driven low at the rising edge of the clock.  $\overline{BW}[d:a]$  can be used for byte write operation. The Flow Through NtRAM™ uses a late write cycle to utilize 100% of the bandwidth.

At the first rising edge of the clock,  $\overline{WE}$  and address are registered, and the data associated with that address is required one cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion.

The burst sequence is determined by the state of the  $\overline{LBO}$  pin. When this pin is low, linear burst sequence is selected.

And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2 cycles of wake up time.

**BURST SEQUENCE TABLE**

(Interleaved Burst,  $\overline{LBO}$ =High)

$\overline{LBO}$ PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	0	0	1	1	1	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	1	0	0	1	0	0


(Linear Burst,  $\overline{LBO}$ =Low)

$\overline{LBO}$ PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
	First Address	0	0	0	1	1	0	1	1
	↓	0	1	1	0	1	1	0	0
	↓	1	0	1	1	0	0	0	1
	Fourth Address	1	1	0	0	0	1	1	0

**Note** : 1.  $\overline{LBO}$  pin must be tied to High or Low, and Floating State must not be allowed.



STATE DIAGRAM FOR NtRAM™



COMMAND	ACTION
DS	DESELECT
READ	BEGIN READ
WRITE	BEGIN WRITE
BURST	BEGIN READ BEGIN WRITE CONTINUE DESELECT

Notes : 1. An IGNORE CLOCK EDGE cycle is not shown in the above diagram. This is because CKE HIGH only blocks the clock(CLK) input and does not change the state of the device.  
2. States change on the rising edge of the clock(CLK)

**TRUTH TABLES**

**SYNCHRONOUS TRUTH TABLE**

CS <sub>1</sub>	CS <sub>2</sub>	CS <sub>2</sub>	ADV	WE	BW <sub>x</sub>	OE	CKE	CLK	ADDRESS ACCESSED	OPERATION
H	X	X	L	X	X	X	L	↑	N/A	Not Selected
X	L	X	L	X	X	X	L	↑	N/A	Not Selected
X	X	H	L	X	X	X	L	↑	N/A	Not Selected
X	X	X	H	X	X	X	L	↑	N/A	Not Selected Continue
L	H	L	L	H	X	L	L	↑	External Address	Begin Burst Read Cycle
X	X	X	H	X	X	L	L	↑	Next Address	Continue Burst Read Cycle
L	H	L	L	H	X	H	L	↑	External Address	NOP/Dummy Read
X	X	X	H	X	X	H	L	↑	Next Address	Dummy Read
L	H	L	L	L	L	X	L	↑	External Address	Begin Burst Write Cycle
X	X	X	H	X	L	X	L	↑	Next Address	Continue Burst Write Cycle
L	H	L	L	L	H	X	L	↑	N/A	NOP/Write Abort
X	X	X	H	X	H	X	L	↑	Next Address	Write Abort
X	X	X	X	X	X	X	H	↑	Current Address	Ignore Clock

- Notes :** 1. X means "Don't Care".    2. The rising edge of clock is symbolized by (↑).  
 3. A continue deselect cycle can only be entered if a deselect cycle is executed first.  
 4. WRITE = L means Write operation in WRITE TRUTH TABLE.  
    WRITE = H means Read operation in WRITE TRUTH TABLE.  
 5. Operation finally depends on status of asynchronous input pins(ZZ and OE).

**WRITE TRUTH TABLE (x36)**

WE	BW <sub>a</sub>	BW <sub>b</sub>	BW <sub>c</sub>	BW <sub>d</sub>	OPERATION
H	X	X	X	X	READ
L	L	H	H	H	WRITE BYTE a
L	H	L	H	H	WRITE BYTE b
L	H	H	L	H	WRITE BYTE c
L	H	H	H	L	WRITE BYTE d
L	L	L	L	L	WRITE ALL BYTES
L	H	H	H	H	WRITE ABORT/NOP

- Notes :** 1. X means "Don't Care".  
 2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).

**WRITE TRUTH TABLE (x18)**

WE	BW <sub>a</sub>	BW <sub>b</sub>	OPERATION
H	X	X	READ
L	L	H	WRITE BYTE a
L	H	L	WRITE BYTE b
L	L	L	WRITE ALL BYTES
L	H	H	WRITE ABORT/NOP

- Notes :** 1. X means "Don't Care".  
 2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).



**ASYNCHRONOUS TRUTH TABLE**

Operation	ZZ	OE	I/O STATUS
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

**Notes**

1. X means "Don't Care".
2. Sleep Mode means power Sleep Mode of which stand-by current does not depend on cycle time.
3. Deselected means power Sleep Mode of which stand-by current depends on cycle time.

**ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V <sub>DD</sub> Supply Relative to V <sub>SS</sub>	V <sub>DD</sub>	-0.3 to 4.6	V
Voltage on Any Other Pin Relative to V <sub>SS</sub>	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> +0.3	V
Power Dissipation	P <sub>D</sub>	1.6	W
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>OPR</sub>	0 to 70	°C
Storage Temperature Range Under Bias	T <sub>BIAS</sub>	-10 to 85	°C

\*Notes : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING CONDITIONS at 3.3V I/O(0°C ≤ T<sub>A</sub> ≤ 70°C)**

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	V <sub>DD</sub>	3.135	3.3	3.465	V
	V <sub>DDQ</sub>	3.135	3.3	3.465	V
Ground	V <sub>SS</sub>	0	0	0	V

**OPERATING CONDITIONS at 2.5V I/O(0°C ≤ T<sub>A</sub> ≤ 70°C)**

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	V <sub>DD</sub>	3.135	3.3	3.465	V
	V <sub>DDQ</sub>	2.375	2.5	2.9	V
Ground	V <sub>SS</sub>	0	0	0	V

**CAPACITANCE\***(T<sub>A</sub>=25°C, f=1MHz)


PARAMETER	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	5	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0V	-	7	pF

\*Note : Sampled not 100% tested.

**DC ELECTRICAL CHARACTERISTICS**( $V_{DD}=3.3V+0.165V/-0.165V$ ,  $T_A=0^{\circ}C$  to  $+70^{\circ}C$ )

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT	NOTES	
Input Leakage Current(except ZZ)	I <sub>IL</sub>	$V_{DD}=\text{Max}$ ; $V_{IN}=V_{SS}$ to $V_{DD}$	-2	+2	μA		
Output Leakage Current	I <sub>OL</sub>	Output Disabled,	-2	+2	μA		
Operating Current	I <sub>CC</sub>	Device Selected, I <sub>OUT</sub> =0mA, ZZ≤V <sub>IL</sub> , Cycle Time ≥ t <sub>CYC</sub> Min	-65	-	TBD	mA	1,2
			-75	-	TBD		
			-85	-	TBD		
			-90	-	TBD		
Standby Current	I <sub>SB</sub>	Device deselected, I <sub>OUT</sub> =0mA, ZZ≤V <sub>IL</sub> , f=Max, All Inputs≤0.2V or ≥V <sub>DD</sub> -0.2V	-65	-	TBD	mA	
			-75	-	TBD		
			-85	-	TBD		
			-90	-	TBD		
	I <sub>SB1</sub>	Device deselected, I <sub>OUT</sub> =0mA, ZZ≤0.2V, f=0, All Inputs=fixed (V <sub>DD</sub> -0.2V or 0.2V)	-	TBD	mA		
I <sub>SB2</sub>	Device deselected, I <sub>OUT</sub> =0mA, ZZ≥V <sub>DD</sub> -0.2V, f=Max, All Inputs≤V <sub>IL</sub> or ≥V <sub>IH</sub>	-	TBD	mA			
Output Low Voltage(3.3V I/O)	V <sub>OL</sub>	I <sub>OL</sub> =8.0mA	-	0.4	V		
Output High Voltage(3.3V I/O)	V <sub>OH</sub>	I <sub>OH</sub> =-4.0mA	2.4	-	V		
Output Low Voltage(2.5V I/O)	V <sub>OL</sub>	I <sub>OL</sub> =1.0mA	-	0.4	V		
Output High Voltage(2.5V I/O)	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA	2.0	-	V		
Input Low Voltage(3.3V I/O)	V <sub>IL</sub>		-0.3*	0.8	V		
Input High Voltage(3.3V I/O)	V <sub>IH</sub>		2.0	V <sub>DD</sub> +0.3**	V	3	
Input Low Voltage(2.5V I/O)	V <sub>IL</sub>		-0.3*	0.7	V		
Input High Voltage(2.5V I/O)	V <sub>IH</sub>		1.7	V <sub>DD</sub> +0.3**	V	3	


**Notes :** 1. Reference AC Operating Conditions and Characteristics for input and timing.  
2. Data states are all zero.  
3. In Case of I/O Pins, the Max. V<sub>IH</sub>=V<sub>DD</sub>+0.3V.



**TEST CONDITIONS**

( $V_{DD}=3.3V+0.165V/-0.165V$ ,  $V_{DDQ}=3.3V+0.165V/-0.165V$  or  $V_{DDQ}=3.3V+0.165V/-0.165V$ ,  $V_{DDQ}=2.5V+0.4V/-0.125V$ ,  $T_A=0$  to  $70^{\circ}C$ )

PARAMETER	VALUE
Input Pulse Level(for 3.3V I/O)	0 to 3.0V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3V I/O)	1.0V/ns
Input Rise and Fall Time(Measured at 20% to 80% for 2.5V I/O)	1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	V <sub>DDQ</sub> /2
Output Load	See Fig. 1



\* Including Scope and Jig Capacitance

Fig. 1

**AC TIMING CHARACTERISTICS**(VDD=3.3V+0.165V/-0.165V, TA=0°C to +70°C)

PARAMETER	SYMBOL	-65		-75		-85		-90		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Cycle Time	tCYC	7.5	-	8.5	-	10	-	10	-	ns
Clock Access Time	tCD	-	6.5	-	7.5	-	8.5	-	9.0	ns
Output Enable to Data Valid	tOE	-	3.5	-	3.5	-	3.5	-	3.5	ns
Clock High to Output Low-Z	tLZC	2.5	-	2.5	-	2.5	-	2.5	-	ns
Output Hold from Clock High	tOH	2.5	-	2.5	-	2.5	-	2.5	-	ns
Output Enable Low to Output Low-Z	tLZOE	0	-	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	tHZOE	-	3.5	-	3.5	-	3.5	-	3.5	ns
Clock High to Output High-Z	tHZC	-	3.8	-	4.0	-	5.0	-	5.0	ns
Clock High Pulse Width	tCH	2.5	-	2.8	-	3.0	-	3.0	-	ns
Clock Low Pulse Width	tCL	2.5	-	2.8	-	3.0	-	3.0	-	ns
Address Setup to Clock High	tAS	1.5	-	2.0	-	2.0	-	2.0	-	ns
CKE Setup to Clock High	tCES	1.5	-	2.0	-	2.0	-	2.0	-	ns
Data Setup to Clock High	tDS	1.5	-	2.0	-	2.0	-	2.0	-	ns
Write Setup to Clock High ( $\overline{WE}$ , $\overline{BWx}$ )	tWS	1.5	-	2.0	-	2.0	-	2.0	-	ns
Address Advance Setup to Clock High	tADVS	1.5	-	2.0	-	2.0	-	2.0	-	ns
Chip Select Setup to Clock High	tCSS	1.5	-	2.0	-	2.0	-	2.0	-	ns
Address Hold from Clock High	tAH	0.5	-	0.5	-	0.5	-	0.5	-	ns
CKE Hold from Clock High	tCEH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	tDH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High ( $\overline{WE}$ , $\overline{BWx}$ )	tWH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	tADVH	0.5	-	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	tCSH	0.5	-	0.5	-	0.5	-	0.5	-	ns
ZZ High to Power Down	tPDS	2	-	2	-	2	-	2	-	cycle
ZZ Low to Power Up	tPUS	2	-	2	-	2	-	2	-	cycle

**Notes :** 1. All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.  
2. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.  
3. A write cycle is defined by WE low having been registered into the device at ADV Low, A Read cycle is defined by WE High with ADV Low, Both cases must meet setup and hold times.  
4. To avoid bus contention, At a given voltage and temperature tLZC is more than tHZC.  
The soecs as shown do not imply bus contention because tLZC is a Min. parameter that is worst case at totally different test conditions (0°C,3.465V) than tHZC, which is a Max. parameter(worst case at 70°C,3.135V)  
It is not possible for two SRAMs on the same board to be at such different voltage and temperatue.

**SLEEP MODE**

SLEEP MODE is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB2}$ . The duration of SLEEP MODE is dictated by the length of time the ZZ is in a High state.

After entering SLEEP MODE, all inputs except ZZ become disabled and all outputs go to High-Z


The ZZ pin is an asynchronous, active high input that causes the device to enter SLEEP MODE.

When the ZZ pin becomes a logic High,  $I_{SB2}$  is guaranteed after the time  $t_{ZZI}$  is met. Any operation pending when entering SLEEP MODE is not guaranteed to successful complete. Therefore, SLEEP MODE (READ or WRITE) must not be initiated until valid pending operations are completed. Similarly, when exiting SLEEP MODE during  $t_{PUS}$ , only a Deselect or READ cycle should be given while the SRAM is transitioning out of SLEEP MODE.

**SLEEP MODE ELECTRICAL CHARACTERISTICS**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS
Current during SLEEP MODE	$ZZ \geq V_{IH}$	$I_{SB2}$		10	mA
ZZ active to input ignored		$t_{PDS}$	2		cycle
ZZ inactive to input sampled		$t_{PUS}$	2		cycle
ZZ active to SLEEP current		$t_{ZZI}$		2	cycle
ZZ inactive to exit SLEEP current		$t_{RZZI}$	0		


**SLEEP MODE WAVEFORM**



**IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG**

This part contains an IEEE standard 1149.1 Compatible Test Access Port (TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.

**JTAG Block Diagram**




**JTAG Instruction Coding**

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	SAMPLE-Z	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	2
0	1	0	SAMPLE-Z	Boundary Scan Register	1
0	1	1	BYPASS	Bypass Register	3
1	0	0	SAMPLE	Boundary Scan Register	4
1	0	1	BYPASS	Bypass Register	3
1	1	0	BYPASS	Bypass Register	3
1	1	1	BYPASS	Bypass Register	3

**NOTE :**

1. Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
3. Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states.
4. SAMPLE instruction dose not places DQs in Hi-Z.

**TAP Controller State Diagram**



**SCAN REGISTER DEFINITION**

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
512Kx36	3 bits	1 bits	32 bits	75 bits
1Mx18	3 bits	1 bits	32 bits	75 bits

**ID REGISTER DEFINITION**

Part	Revision Number (31:28)	Part Configuration (27:18)	Vendor Definition (17:12)	Samsung JEDEC Code (11: 1)	Start Bit(0)
512Kx36	0000	00111 00100	XXXXXX	00001001110	1
1Mx18	0000	01000 00011	XXXXXX	00001001110	1

**119BGA BOUNDARY SCAN EXIT ORDER(x36)**

1	2T	NC		CLK	4K	39
2	1R	NC		A	4G	40
3	4T	A		ADV	4B	41
4	4H	$\overline{WE}$		A	4A	42
5	5R	NC		$\overline{CKE}$	4M	43
6	5T	A		$\overline{BWc}$	3G	44
7	5L	$\overline{BWa}$		A	3B	45
8	7R	NC		A	3A	46
9	6R	A		CS2	2B	47
10	7T	ZZ		$\overline{CS1}$	4E	48
11	6P	DQP <sub>a</sub>		A	3C	49
12	7N	DQ <sub>a</sub>		A	2C	50
13	6M	DQ <sub>a</sub>		A	2A	51
14	7L	DQ <sub>a</sub>		DQP <sub>c</sub>	2D	52
15	6K	DQ <sub>a</sub>		DQ <sub>c</sub>	1E	53
16	7P	DQ <sub>a</sub>		DQ <sub>c</sub>	2F	54
17	6N	DQ <sub>a</sub>		DQ <sub>c</sub>	1G	55
18	6L	DQ <sub>a</sub>		DQ <sub>c</sub>	2H	56
19	7K	DQ <sub>a</sub>		DQ <sub>c</sub>	1D	57
20	5J	NC		DQ <sub>c</sub>	2E	58
21	6H	DQ <sub>b</sub>		DQ <sub>c</sub>	2G	59
22	7G	DQ <sub>b</sub>		DQ <sub>c</sub>	1H	60
23	6F	DQ <sub>b</sub>		DQ <sub>d</sub>	2K	61
24	7E	DQ <sub>b</sub>		DQ <sub>d</sub>	1L	62
25	7D	DQ <sub>b</sub>		DQ <sub>d</sub>	2M	63
26	7H	DQ <sub>b</sub>		DQ <sub>d</sub>	1N	64
27	6G	DQ <sub>b</sub>		DQ <sub>d</sub>	1P	65
28	6E	DQ <sub>b</sub>		DQ <sub>d</sub>	1K	66
29	6D	DQP <sub>b</sub>		DQ <sub>d</sub>	2L	67
30	7B	NC		DQ <sub>d</sub>	2N	68
31	6C	A		DQP <sub>d</sub>	2P	69
32	5C	A		$\overline{BWd}$	3L	70
33	6A	A		$\overline{LBO}$	3R	71
34	5B	A		A	2R	72
35	5A	A		A	3T	73
36	4F	$\overline{OE}$		A1	4N	74
37	5G	$\overline{BWb}$		A0	4P	75
38	6B	$\overline{CS2}$				

**119BGA BOUNDARY SCAN EXIT ORDER(x18)**

1	2T	A		CLK	4K	39
2	1R	NC		A	4G	40
3	6T	A		ADV	4B	41
4	4H	$\overline{WE}$		A	4A	42
5	5R	NC		$\overline{CKE}$	4M	43
6	5T	A		$\overline{BWb}$	3G	44
7	5L	$\overline{BWa}$		A	3B	45
8	7R	NC		A	3A	46
9	6R	A		CS2	2B	47
10	7T	ZZ		$\overline{CS1}$	4E	48
11	6P	NC		A	3C	49
12	7N	NC		A	2C	50
13	6M	NC		A	2A	51
14	7L	NC		NC	2D	52
15	6K	NC		NC	1E	53
16	7P	DQ <sub>a</sub>		NC	2F	54
17	6N	DQ <sub>a</sub>		NC	1G	55
18	6L	DQ <sub>a</sub>		NC	2H	56
19	7K	DQ <sub>a</sub>		DQ <sub>b</sub>	1D	57
20	5J	NC		DQ <sub>b</sub>	2E	58
21	6H	DQ <sub>a</sub>		DQ <sub>b</sub>	2G	59
22	7G	DQ <sub>a</sub>		DQ <sub>b</sub>	1H	60
23	6F	DQ <sub>a</sub>		DQ <sub>b</sub>	2K	61
24	7E	DQ <sub>a</sub>		DQ <sub>b</sub>	1L	62
25	6D	DQP <sub>a</sub>		DQ <sub>b</sub>	2M	63
26	7H	NC		DQ <sub>b</sub>	1N	64
27	6G	NC		DQP <sub>b</sub>	2P	65
28	6E	NC		NC	1K	66
29	7D	NC		NC	2L	67
30	7B	NC		NC	2N	68
31	6C	A		NC	1P	69
32	5C	A		NC	3L	70
33	6A	A		$\overline{LBO}$	3R	71
34	5B	A		A	2R	72
35	5A	A		A	3T	73
36	4F	$\overline{OE}$		A1	4N	74
37	5G	NC		A0	4P	75
38	6B	$\overline{CS2}$				

NOTE: NC ; Don't Care





**JTAG DC OPERATING CONDITIONS**

Parameter	Symbol	Min	Typ	Max	Unit	Note
Power Supply Voltage	V <sub>DD</sub>	3.135	3.3	3.465	V	
Input High Level ( 3.3V I/O / 2.5V I/O )	V <sub>IH</sub>	2.0 / 1.7	-	V <sub>DD</sub> +0.3	V	
Input Low Level ( 3.3V I/O / 2.5V I/O )	V <sub>IL</sub>	-0.3	-	0.8 / 0.7	V	
Output High Voltage( 3.3V I/O / 2.5V I/O )	V <sub>OH</sub>	2.4 / 2.0	-	-	V	
Output Low Voltage( 3.3V I/O / 2.5V I/O )	V <sub>OL</sub>	-	-	0.4 / 0.4	V	

**NOTE :** The input level of SRAM pin is to follow the SRAM DC specification .


**JTAG AC TEST CONDITIONS**

Parameter	Symbol	Min	Unit	Note
Input High/Low Level( 3.3V I/O , 2.5V I/O )	V <sub>IH</sub> /V <sub>IL</sub>	3.0/0 , 2.5/0	V	
Input Rise/Fall Time( 3.3V I/O , 2.5V I/O )	T <sub>R</sub> /T <sub>F</sub>	1.0/1.0 , 1.0/1.0	ns	
Input and Output Timing Reference Level		V <sub>DDQ</sub> /2	V	


**JTAG AC Characteristics**

Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	t <sub>CHCH</sub>	50	-	ns	
TCK High Pulse Width	t <sub>CHCL</sub>	20	-	ns	
TCK Low Pulse Width	t <sub>CLCH</sub>	20	-	ns	
TMS Input Setup Time	t <sub>MVCH</sub>	5	-	ns	
TMS Input Hold Time	t <sub>CHMX</sub>	5	-	ns	
TDI Input Setup Time	t <sub>DVCH</sub>	5	-	ns	
TDI Input Hold Time	t <sub>CHDX</sub>	5	-	ns	
SRAM Input Setup Time	t <sub>SVCH</sub>	5	-	ns	
SRAM Input Hold Time	t <sub>CHSX</sub>	5	-	ns	
Clock Low to Output Valid	t <sub>CLQV</sub>	0	10	ns	

**JTAG TIMING DIAGRAM**




TIMING WAVEFORM OF READ CYCLE



Don't Care  
 Undefined


NOTES :  $\overline{WRITE} = L$  means  $\overline{WE} = L$ , and  $\overline{BWx} = L$   
 $\overline{CS} = L$  means  $\overline{CS}_1 = L$ ,  $\overline{CS}_2 = H$  and  $\overline{CS}_2 = L$   
 $\overline{CS} = H$  means  $\overline{CS}_1 = H$ , or  $\overline{CS}_1 = L$  and  $\overline{CS}_2 = H$ , or  $\overline{CS}_1 = L$ , and  $\overline{CS}_2 = L$

TIMING WAVEFORM OF WRTE CYCLE




NOTES :  $\overline{WRITE} = L$  means  $\overline{WE} = L$ , and  $\overline{BWx} = L$   
 $\overline{CS} = L$  means  $\overline{CS}_1 = L$ ,  $\overline{CS}_2 = H$  and  $\overline{CS}_2 = L$   
 $\overline{CS} = H$  means  $\overline{CS}_1 = H$ , or  $\overline{CS}_1 = L$  and  $\overline{CS}_2 = H$ , or  $\overline{CS}_1 = L$ , and  $\overline{CS}_2 = L$

TIMING WAVEFORM OF SINGLE READ/WRITE




NOTES:  $\overline{WRITE} = L$  means  $\overline{WE} = L$ , and  $\overline{BWx} = L$   
 $\overline{CS} = L$  means  $\overline{CS}_1 = L$ ,  $\overline{CS}_2 = H$  and  $\overline{CS}_2 = L$   
 $\overline{CS} = H$  means  $\overline{CS}_1 = H$ , or  $\overline{CS}_1 = L$  and  $\overline{CS}_2 = H$ , or  $\overline{CS}_1 = L$ , and  $\overline{CS}_2 = L$

TIMING WAVEFORM OF CKE OPERATION



NOTES: WRITE = L means WE = L, and BWx = L  
CS = L means CS<sub>1</sub> = L, CS<sub>2</sub> = H and CS<sub>2</sub> = L  
CS = H means CS<sub>1</sub> = H, or CS<sub>1</sub> = L and CS<sub>2</sub> = H, or CS<sub>1</sub> = L, and CS<sub>2</sub> = L

TIMING WAVEFORM OF CS OPERATION



Don't Care  
 Undefined


NOTES : WRITE = L means WE = L, and BWk = L  
CS = L means CS<sub>1</sub> = L, CS<sub>2</sub> = H and CS<sub>2</sub> = L  
CS = H means CS<sub>1</sub> = H, or CS<sub>1</sub> = L and CS<sub>2</sub> = H, or CS<sub>1</sub> = L, and CS<sub>2</sub> = L

K7M163625A  
K7M161825A

512Kx36 & 1Mx18 Flow-Through NtRAM™

Preliminary

PACKAGE DIMENSIONS




K7M163625A  
K7M161825A

512Kx36 & 1Mx18 Flow-Through NtRAM™

Preliminary

119BGA PACKAGE DIMENSIONS



Notes

1. All Dimensions are in Millimeters.
2. Solder Ball to PCB Offset : 0.10 MAX.
3. PCB to Cavity Offset : 0.10 MAX.