

1-Ampere Silicon P-N-P Power Transistors

Complementary to the D40D Series


Features:

- High free-air power dissipation
- Low collector saturation voltage (-0.5V typ. @ -1A I_C).
- Excellent linearity
- Fast switching

The D41D-series of silicon p-n-p power transistors are designed for various specific and general purpose applications, such as: output and driver stages of amplifiers operating at frequencies from DC to greater than 1 MHz; series, shunt and switching regulators; and low and high frequency inverters/converters.

These devices are supplied in the JEDEC TO-202AB plastic package.

TERMINAL DESIGNATIONS



JEDEC TO-202AB

92CS-43222

2
POWER TRANSISTORS

MAXIMUM RATINGS (T_A = 25° C) (unless otherwise specified)

RATING	SYMBOL	D41D1, 2	D41D4, 5	D41D7, 8	UNITS
Collector-Emitter Voltage	V _{CEO}	-30	-45	-60	Volts
Collector-Emitter Voltage	V _{CES}	-45	-60	-75	Volts
Emitter Base Voltage	V _{EBO}	-5	-5	-5	Volts
Collector Current — Continuous	I _C	-1	-1	-1	A
Peak ⁽¹⁾	I _{CM}	-1.5	-1.5	-1.5	
Base Current — Continuous	I _B	-0.5	-0.5	-0.5	A
Total Power Dissipation @ T _A = 25° C	P _D	1.67	1.67	1.67	Watts
@ T _C = 25C		6.25	6.25	6.25	
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-55 to +150	-55 to +150	-55 to +150	°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Ambient	R _{θJA}	75	75	75	°C/W
Thermal Resistance, Junction to Case	R _{θJC}	20	20	20	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/16" from Case for 5 Seconds	T _L	+260	+260	+260	°C

(1) Pulse Test Pulse Width = 300ms Duty Cycle ≤ 2%.

D41D Series

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$) (unless otherwise specified)

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS⁽¹⁾

Collector-Emitter Sustaining Voltage ($I_C = -10\text{mA}$)	D41D1, 2 D41D4, 5 D41D7, 8	$V_{CEO(sus)}$	-30 -45 -60	— — —	— — —	Volts
Collector Cutoff Current ($V_{CE} = \text{Rated } V_{CEO}$) ($V_{CE} = \text{Rated } V_{CES}$)	$T_C = 25^\circ\text{C}$ $T_C = 150^\circ\text{C}$	I_{CES}	— —	— -1	-0.1 —	μA
Emitter Cutoff Current ($V_{EB} = -5\text{V}$)		I_{EBO}	—	—	-0.1	μA

SECOND BREAKDOWN

Second Breakdown with Base Forward Biased	FBSOA	SEE FIGURE 7
---	-------	--------------

ON CHARACTERISTICS⁽¹⁾

DC Current Gain ($I_C = -100\text{mA}$, $V_{CE} = -2\text{V}$)	D41D1, 4, 7 D41D2, 5, 8	h_{FE}	50 120	— —	150 360	—
($I_C = -1\text{A}$, $V_{CE} = -2\text{V}$)	D41D1, 4, 7 D41D2 D41D5, 8	h_{FE}	10 20 10	— — —	— — —	—
Collector-Emitter Saturation Voltage ($I_C = -500\text{mA}$, $I_B = -50\text{mA}$)	D41D1, 2, 4, 5 D41D7, 8	$V_{CE(sat)}$	— —	— —	-0.5 -1.0	Volts
Base-Emitter Saturation Voltage ($I_C = -500\text{mA}$, $I_B = -50\text{mA}$)		$V_{BE(sat)}$	—	—	-1.5	Volts

DYNAMIC CHARACTERISTICS

Collector Capacitance ($V_{CB} = -10\text{V}$, $f_i = 1\text{MHz}$)		C_{CBO}	—	10	—	pF
Current-Gain — Bandwidth Product ($I_C = -20\text{mA}$, $V_{CE} = -10\text{V}$)		f_T	—	150	—	MHz

SWITCHING CHARACTERISTICS

Resistive Load						
Delay Time + Rise Time	$I_C = -1\text{A}$, $I_{B1} = I_{B2} = -0.1\text{A}$	$t_d + t_r$	—	50	—	nS
Storage Time			t_s	—	75	
Fall Time	$V_{CC} = -30\text{V}$, $t_p = 25 \mu\text{sec}$	t_f	—	40	—	

(1) Pulse Test PW = 300ms Duty Cycle $\leq 2\%$.




FIG. 1




FIG. 2

TYPICAL h_{FE} VS. I_C




FIG. 3




FIG. 4

TYPICAL h_{FE} VS. I_C




FIG. 5 TYPICAL SATURATION VOLTAGE CHARACTERISTICS




FIG. 6 MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIG. 7 SAFE REGION OF OPERATION