

M5M51004P, J-25, -35, -45, -25L, -35L, -45L

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M51004 is a family of 262144-word by 4-bit static RAMs, fabricated with the high-performance CMOS silicon-gate process and designed for high-speed application. These devices operate on a single 5V supply, and are TTL compatible. They include a power-down feature as well.

FEATURES



- Fast access time M5M51004P, J-25, 25L..... 25ns(max)
M5M51004P, J-35, 35L..... 35ns(max)
M5M51004P, J-45, 45L..... 45ns(max)
- Low power dissipation Active..... 400mW(typ)
Stand by..... 5mW(typ)
- Power down by \bar{S}
- Single 5V power supply
- Fully static operation
- Requires neither external clock nor refreshing
- All inputs and outputs are directly TTL compatible
- Easy memory expansion by \bar{S}
- \bar{OE} prevents data contention in the I/O bus

PACKAGE

- M5M51004P.....28pin 400mil DIP
- M5M51004J.....28pin 400mil SOJ

APPLICATION

High-speed memory systems



M5M51004P, J-25, -35, -45, -25L, -35L, -45L

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

FUNCTION

A write operation is executed during the \bar{S} low and \bar{W} low overlap time. In this period address signals must be stable. When \bar{W} is low, the DQ terminals are maintained in the high impedance state, so it is possible to connect D and Q terminal directly.

In a read operation, after setting \bar{W} to high, and \bar{S} and \bar{OE} to low if the address signals are stable, the data is available at DQ terminal.

When \bar{S} is high, the chip is the non-selectable state, disabling both reading and writing. In this case, the output is in the floating (high-impedance) state, useful for OR-tie with other devices.

Setting the \bar{OE} at a high level, the output stage is in a high impedance state, and the data bus contention problem in the write cycle is eliminated.

Signal \bar{S} controls the power-down features. When \bar{S} goes high, power dissipation is reduced extremely. The access time from \bar{S} is equivalent to the address access time.

FUNCTION TABLE

\bar{S}	\bar{W}	\bar{OE}	Mode	DQ	I _{cc}
H	X	X	Not select	Hi-Z	Stand by
L	L	X	Write	D _{in}	Active
L	H	L	Read	D _{out}	Active
L	H	H		Hi-Z	Active

Note: H : VIH, L : VIL, X : Don't care

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	- 3.5* ~ 7	V
V _I	Input voltage		- 3.5* ~ 7	V
V _O	Output voltage		- 3.5* ~ 7	V
P _d	Power dissipation		1	W
T _{OPR}	Operating temperature		0~70	°C
T _{STG}	Storage temperature		- 65~150	°C
T _{STG(bias)}	Storage temperature		- 10~85	°C

* Pulse width ≤ 20ns, in case of DC : - 0.5V

DC ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3	V
V _{IL}	Low-level input voltage		-0.5*		0.8	V
V _{OH}	High-level output voltage	I _{OH} = - 4mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} = 8mA			0.4	V
I _I	Input current	V _I = 0~V _{CC}			2	μA
I _{OZ}	Off-state output current	V _{I(s)} = V _{IH} , V _O = 0~V _{CC}			10	μA
I _{CC1}	Supply current from V _{CC}	V _{I(s)} = V _{IL} Output open	AC (Min cycle)		140	mA
I _{CC2}	Stand by current	V _{I(s)} = V _{IH}	AC (Min cycle)		40	mA
			DC		30	mA
I _{CC3}	Stand by current	V _{I(s)} ≥ V _{CC} - 0.2V Other V _I ≤ 0.2V or V _I ≥ V _{CC} - 0.2V	-25, -35, -45	1	10	mA
			-25L, -35L, -45L	10	100	μA

* Pulse width ≤ 20ns, in case of DC : - 0.5V

CAPACITANCE (T_a = 0~70°C, V_{CC} = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i	Input capacitance	V _I = GND, V _I = 25mVrms, f = 1MHz			6	pF
C _o	Input output capacitance	V _{I/O} = GND, V _{I/O} = 25mVrms, f = 1MHz			6	pF

Note 1. Current flowing into an IC is positive, out is negative.

* C_i, C_o are periodically sampled and are not 100% tested.

M5M51004P, J-25, -35, -45, -25L, -35L, -45L

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 5V ± 10%, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels.....V_{IH} = 3V, V_{IL} = 0V
 Input rise and fall time.....3ns
 Input timing reference levels.....V_{IH} = 1.5V, V_{IL} = 1.5V
 Output timing reference levels.....V_{OH} = 1.5V, V_{OL} = 1.5V




Fig.1 Output load




Fig.2 Output load for ten, tdis

(2) READ CYCLE

Symbol	Parameter	Limits									Unit
		M5M51004-25, 25L			M5M51004-35, 35L			M5M51004-45, 45L			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
tCR	Read cycle time	25			35			45			ns
ta(A)	Address access time			25			35			45	ns
ta(S)	Chip select access time			25			35			45	ns
ta(OE)	Output enable access time			13			18			23	ns
tv(A)	Data valid time after address	5			5			5			ns
ten(S)	Output enable time from S low	5			5			5			ns
tdis(S)	Output disable time from S high	0		15	0		20	0		20	ns
ten(OE)	Output enable time after OE low	0			0			0			ns
tdis(OE)	Output disable time after OE high	0		10	0		10	0		15	ns
tPU	Power-up time after chip selection	0			0			0			ns
tPD	Power-down time after chip selection			25			35			45	ns

(3) WRITE CYCLE


Symbol	Parameter	Limits									Unit
		M5M51004-25, 25L			M5M51004-35, 35L			M5M51004-45, 45L			
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
tcw	Write cycle time	25			35			45			ns
tsu(S)	Chip select set up time	20			30			35			ns
tsu(A)	Address set up time(W)	0			0			0			ns
tsu(A)2	Address set up time(S)	0			0			0			ns
tw(W)	Write pulse width	20			30			35			ns
trec(W)	Write recovery time	3			3			3			ns
tsu(D)	Data set up time	15			15			20			ns
th(D)	Data hold time	0			0			0			ns
tdis(W)	Output disable time from W low	0		10	0		15	0		15	ns
ten(W)	Output enable time from W high	0			0			0			ns
tsu(A-WH)	Address to W high	20			30			35			ns
tdis(OE)	Output disable time after OE high	0		10	0		10	0		15	ns
ten(OE)	Output enable time after OE low	0			0			0			ns

M5M51004P, J-25, -35, -45, -25L, -35L, -45L


1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

(4) TIMING DIAGRAMS FOR READ CYCLE


Read cycle 1



Read cycle 2 (Note 2)



Read cycle 3 (Note 4)



Note 2. Addresses valid prior to or coincident with \bar{S} transition low.

Note 3. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Fig. 2.


Note 4. Address and \bar{S} valid prior to \bar{OE} transition low by $(ta(A) - ta(OE)), (ta(S) - ta(OE))$.

M5M51004P, J-25, -35, -45, -25L, -35L, -45L


1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

(5) TIMING DIAGRAMS FOR WRITE CYCLE

Write cycle 1 (\bar{W} control)



Write cycle 2 (\bar{S} control)



Note 5. Hatching indicates the states don't care.

6. When the falling edge of \bar{W} is simultaneously or prior to the falling edge of \bar{S} , the outputs are maintained in the high impedance.

* t_{en} , t_{dis} are periodically sampled and are not 100% tested.

M5M51004P, J-25, -35, -45, -25L, -35L, -45L

1048576-BIT (262144-WORD BY 4-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_{I(\bar{S})}$	Chip select input voltage	$V_{I(\bar{S})} \geq V_{CC} - 0.2\text{V}$	$V_{CC} - 0.2$			V
$t_{su(PD)}$	Power down setup time	$V_I \geq V_{CC} - 0.2\text{V}$ or $0\text{V} \leq V_I \leq 0.2\text{V}$	0			ns
$t_{rec(PD)}$	Power down recovery time		-25L	25		ns
			-35L	35		
			-45L	45		
$I_{CC(PD)}$	Power down supply current	$V_{CC} = 3.0\text{V}$			50	μA
		$V_{CC} = 5.5\text{V}$			100	

Note 7. This is only M5M51004P, J-25L, -35L, -45L.

TIMING WAVEFORM FOR POWER DOWN

