

Advanced Regulating Pulse Width Modulators


FEATURES

- Complete PWM Power Control Circuitry
- Uncommitted Outputs for Single-ended or Push-pull Applications
- Low Standby Current...8mA Typical
- Interchangeable with SG1524, SG2524 and SG3524, Respectively


DESCRIPTION

The UC1524, UC2524 and UC3524 incorporate on a single monolithic chip all the functions required for the construction of regulating power supplies, inverters or switching regulators. They can also be used as the control element for high-power-output applications. The UC1524 family was designed for switching regulators of either polarity, transformer-coupled dc-to-dc converters, transformerless voltage doublers and polarity converter applications employing fixed-frequency, pulse-width modulation techniques. The dual alternating outputs allow either single-ended or push-pull applications. Each device includes an on-chip reference, error amplifier, programmable oscillator, pulse-steering flip-flop, two uncommitted output transistors, a high-gain comparator, and current-limiting and shut-down circuitry. The UC1524 is characterized for operation over the full military temperature range of -55°C to +125°C. The UC2524 and UC3524 are designed for operation from -25°C to +85°C and 0° to +70°C, respectively.

CONNECTION DIAGRAM



BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for Ta = -55° C to $+125^{\circ}$ C for the UC1524, -25° C to $+85^{\circ}$ C for the UC2524, and 0°C to $+70^{\circ}$ C for the UC3524, Vin = 20V, and f = 20kHz, Ta=TJ.

PARAMETER	TEST CONDITIONS	UC1524/UC2524			UC3524			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	1
Reference Section						_		
Output Voltage		4.8	5.0	5.2	4.6	5.0	5.4	V
Line Regulation	Vin = 8 to 40V		10	20		10	30	m∨
Load Regulation	IL = 0 to 20mA		20	50		20	50	mV
Ripple Rejection	f = 120Hz, TJ = 25°C		66			66		dB
Short Circuit Current Limit	VREF = 0, TJ = 25°C		100			100		mA
Temperature Stability	Over Operating Temperature Range		0.3	1		0.3	1	%
Long Term Stability	T _J = 125°C, t = 1000 Hrs.		20			20		m∨
Oscillator Section					-			
Maximum Frequency	CT = .001mfd, RT = $2k\Omega$		300			300		kHz
Initial Accuracy	RT and CT Constant		5			5		%
Voltage Stability	Vin = 8 to 40V, TJ = 25°C			1			1	%
Temperature Stability	Over Operating Temperature Range			5			5	%
Output Amplitude	Pin 3, T _J = 25°C		3.5			3.5		V
Output Pulse Width	Ст = .01 mfd, ТJ = 25°С		0.5			0.5	i -	μS
Error Amplifier Section								
Input Offset Voltage	VcM = 2.5V		0.5	5		2	10	m\
Input Bias Current	VcM = 2.5V		2	10		2	10	μA
Open Loop Voltage Gain		72	80		60	80	i	d₿
Common Mode Voltage	T _J = 25°C	1.8		3.4	1.8		3.4	Ιv
Common Mode Rejection Ratio			70			70		dB
Small Signal Bandwidth	Av = 0dB, T _J = 25°C		3		-	3		мн
Output Voltage	T _J = 25°C	0.5		3.8	0.5		3.8	Ιv
Comparator Section								
Duty-Cycle	% Each Output On	0		45	0		45	%
Input Threshold	Zero Duty-Cycle		1			1		Ιv
	Maximum Duty-Cycle		3.5			3.5		V
Input Bias Current			1			1.1		μА
Current Limiting Section		_				<u> </u>		
Sense Voltage	Pin 9 = 2V with Error Amplifier Set for Maximum Out, T _J = 25°C	190	200	210	180	200	220	m∨
Sense Voltage T.C.		•••	0.2			0.2		mV/
Common Mode Voltage		-1		+1	-1		+1	V
Output Section (Each Output)			•	•				
Collector-Emitter Voltage		40			40			V
Collector Leakage Current	Vce = 40V		0.1	50		0.1	50	μА
Saturation Voltage	Ic = 50mA		1	2		1	2	v
Emitter Output Voltage	Vin = 20V	17	18		17	18		V
Rise Time	Rc = 2k ohm, TJ = 25°C	-	0.2			0.2		μS
Fall Time	Rc = 2k ohm, TJ = 25°C		0.1			0.1		μS
Total Standby Current	Vin = 40V		8	10		8	10	m/

ABSOLUTE MAXIMUM RATINGS (Note 1)


Supply Voltage, Vcc (Notes 2 and 3)	40V
Collector Output Current	. 100mA
Reference Output Current	50mA
Current Through CT Terminal	5mA
Power Dissipation at TA = +25°C (Note 4)	1000mW
Power Dissipation at Tc = +25°C (Note 4)	2000mW
Operating Junction Temperature Range55°C to	o +150°C
Storage Temperature Range65°C to	o +150°C
Note 1: Over operating free-air temperature range unle	9 <i>SS</i>


- Note 1: Over operating free-air temperature range unless otherwise noted.
- Note 2: All voltage values are with respect to the ground terminal, pin 8.
- Note 3: The reference regulator may be bypassed for operation from a fixed 5V supply by connecting the Vcc and reference output pins both to the supply voltage. In this configuration the maximum supply voltage is 6V.
- Note 4: Consult packaging section of databook for thermal limitations and considerations of package.


RECOMMENDED OPERATING CONDITIONS


Supply Voltage, Vcc	8V to 40V						
Reference Output Current	0 to 20mA						
Current through CT Terminal0.	03mA to -2mA						
Timing Resistor, RT	.8kΩ to 100kΩ						
Timing Capacitor, CT 0.0	01μF to 0.1μF						
Operating Ambient Temperature Range							
UC15245	5°C to +125°C						
UC2524	25°C to +85°C						
UC3524	0°C to +70°C						

TYPICAL CHARACTERISTICS









PRINCIPLES OF OPERATION

The UC1524 is a fixed-frequency pulse-width-modulation voltage regulator control circuit. The regulator operates at a frequency that is programmed by one timing resistor (RT), and one timing capacitor (CT), RT establishes a constant charging current for CT. This results in a linear voltage ramp at CT, which is fed to the comparator providing linear control of the output pulse width by the error amplifier. The UC1524 contains an on-board 5V regulator that serves as a reference as well as powering the UC1524's internal control circuitry and is also useful in supplying external support functions. This reference voltage is lowered externally by a resistor divider to provide a reference within the common-mode range of the error amplifier or an external reference may be used. The power supply output is sensed by a second resistor divider network to generate a feedback signal to the error amplifier. The amplifier output voltage is then compared to the linear voltage ramp at CT. The resulting modulated pulse out of the

high-gain comparator is then steered to the appropriate output pass transistor (Q1 or Q2) by the pulse-steering flip-flop, which is synchronously toggled by the oscillator output. The oscillator output pulse also serves as a blanking pulse to assure both outputs are never on simultaneously during the transition times. The width of the blanking pulse is controlled by the valve of CT. The outputs may be applied in a push-pull configuration in which their frequency is half that of the base oscillator, or paralleled for single-ended applications in which the frequency is equal to that of the oscillator. The output of the error amplifier shares a common input to the comparator with the current limiting and shutdown circuitry and can be overridden by signals from either of these inputs. This common point is also available externally and may be employed to control the gain of, or to compensate, the error amplifier or to provide additional control to the regula-

TYPICAL APPLICATIONS DATA

Oscillator

The oscillator controls the frequency of the UC1524 and is programmed by RT and CT according to the approximate formula:

$$f \sim \frac{1.18}{R\tau C\tau}$$


where RT is in kilohms
CT is in microfarads
f is in kilohertz

Practical values of CT fall between 0.001 and 0.1 microfarad. Practical values of RT fall between 1.8 and 100 kilohms. This results in a frequency range typically from 120 hertz to 500 kilohertz.

Blanking

The output pulse of the oscillator is used as a blanking pulse at the output. This pulse width is controlled by the value of CT. If small values of CT are required for frequency control, the oscillator output pulse width may still be increased by applying a shunt capacitance of up to 100pF from pin 3 to ground. If still greater dead-time is required, it should be accomplished by limiting the maxi-


mum duty cycle by clamping the output of the error amplifier. This can easily be done with the circuit below:





Synchronous Operation

When an external clock is desired, a clock pulse of approximately 3V can be applied directly to the oscillator output terminal. The impedance to ground at this point is approximately 2 kilohms. In this configuration RT CT must be selected for a clock period slightly greater than that of the external clock.

If two or more UC1524 regulators are to operated synchronously, all oscillator output terminals should be tied together, all CT terminals connected to single timing capacitor, and the timing resistor connected to a single RT, terminal. The other RT terminals can be left open or shorted to VREF. Minimum lead lengths should be used between the CT terminals.







UNITRODE INTEGRATED CIRCUITS 7 CONTINENTAL BLVD. • MERRIMACK, NH 08054 TEL. 603-424-2410 • FAX 603-424-3460