

TC74LCX652FW (TENTATIVE)

**LOW VOLTAGE OCTAL BUS TRANSCEIVER/REGISTER
WITH 5V TOLERANT INPUTS AND OUTPUTS**

The TC74LCX652 is a high performance CMOS OCTAL BUS TRANSCEIVER/REGISTER. Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.



This device is designed for low-voltage (3.3V) V_{CC} applications, but it could be used to interface to 5V supply environment for both inputs and outputs.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers. All inputs are equipped with protection circuits against static discharge.

FEATURES.

- Low Voltage Operation : $V_{CC} = 2.0 \sim 3.6V$
 - High Speed Operation : $t_{PD} = \text{ns(max.)}$ at $V_{CC} = 3.0 \sim 3.6V$
 - Output Current : $|I_{OH}| / |I_{OL}| = 24mA(\text{min.})$ at $V_{CC} = 3.0V$
 - Latch-up Performance : $\pm 300mA$
 - ESD Performance : $\pm 2000V$ (Human Body Model)
 : $\pm 200V$ (Machine Model)
 - Available in JEDEC SOP
 - Bidirectional interface between 5V and 3.3V signals.
 - Power Down Protection is provided on all inputs and outputs.
 - Pin and Function Compatible with the 74 series
 (74AC/HC/F/ALS/LS etc.) 652 type.

IEC LOGIC SYMBOL



FW (SOL24-P-300)
Weight : 0.57g (TYP.)

APPLICATION NOTES

- 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
 - 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors.

PIN ASSIGNMENT

CAB	1	<input type="checkbox"/>	<input type="checkbox"/>	24	VCC
SAB	2	<input type="checkbox"/>	<input type="checkbox"/>	23	CBA
GAB	3	<input type="checkbox"/>	<input type="checkbox"/>	22	SBA
A1	4	<input type="checkbox"/>	<input type="checkbox"/>	21	<u>GBA</u>
A2	5	<input type="checkbox"/>	<input type="checkbox"/>	20	B1
A3	6	<input type="checkbox"/>	<input type="checkbox"/>	19	B2
A4	7	<input type="checkbox"/>	<input type="checkbox"/>	18	B3
A5	8	<input type="checkbox"/>	<input type="checkbox"/>	17	B4
A6	9	<input type="checkbox"/>	<input type="checkbox"/>	16	B5
A7	10	<input type="checkbox"/>	<input type="checkbox"/>	15	B6
A8	11	<input type="checkbox"/>	<input type="checkbox"/>	14	B7
GND	12	<input type="checkbox"/>	<input type="checkbox"/>	13	B8

TRUTH TABLE

GAB	$\bar{G}\bar{B}A$	CAB	CBA	SAB	SBA	A	B	Function
L	H	X*	X*	X	X	INPUTS Z	INPUTS Z	The output functions of A and B Busses are disabled.
		$\overline{\text{J}}$	$\overline{\text{J}}$	X	X	X	X	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
H	H	X*	X*	L	X	INPUTS L H	OUTPUTS L H	The data on the A bus are displayed on the B bus.
		$\overline{\text{J}}$	X*	L	X	L H	L H	The data on the A bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.
		X*	X*	H	X	X	Qn	The data in the A storage flop-flops are displayed on the B Bus.
		$\overline{\text{J}}$	X*	H	X	L H	L H	The data on the A Bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.
L	L	X*	X*	X	L	OUTPUTS L H	INPUTS L H	The data on the B Bus are displayed on the A bus.
		X*	$\overline{\text{J}}$	X	L	L H	L H	The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.
		X*	X*	X	H	Qn	X	The data in the B storage flop-flops are displayed on the A Bus.
		X*	$\overline{\text{J}}$	X	H	L H	L H	The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.
H	L	X*	X*	H	H	OUTPUTS Qn	OUTPUTS Qn	The data in the A storage flop-flops are displayed on the B Bus, and the data in the B storage flop-flops are displayed on the A.


Notes: X: Don't Care

Qn: The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.


Z: High Impedance

*: The clocks are not internally gated with either GAB or $\bar{G}\bar{B}A$. Therefore, data on the A and/or B Busses may be clocked into the storage flip-flops at any time.

TIMING CHART



SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5~7.0	V
DC Input Voltage (DIR, G)	V _{IN}	-0.5~7.0	V
DC Bus I/O Voltage	V _{I/O}	-0.5~7.0 -0.5~V _{CC} +0.5 (Off-State) (High or Low State)*	V
Input Diode Current	I _{IK}	-50	mA
Output Diode Current	I _{OK}	±50 (V _{OUT} <GND, V _{OUT} >V _{CC})	mA
DC Output Current	I _{OUT}	±50	mA
DC V _{CC} /Ground Current	I _{CC} / I _{GND}	±100	mA
Storage Temperature	T _{STG}	-65~150	°C

* : I_{OUT} absolute maximum rating must be observed.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V _{CC}	2.0~3.6 1.5~3.6 (Operating) (Data Retention Only)	V
Input Voltage (DIR, G)	V _{IN}	0~5.5	V
Bus I/O Voltage	V _{I/O}	0~5.5 0~V _{CC} (Off-State) (High or Low State)	V
Output Current	I _{OH} / I _{OL}	±24 ±12 (V _{CC} =3.0~3.6) (V _{CC} =2.7~3.0)	mA
Operating Temperature	T _{OPR}	-40~85	°C
Input Rise and Fall Time	dt/dV	0~10 (V _{IN} =0.8~2V, V _{CC} =3V)	ns/V

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V _{CC} (V)	Ta = -40~85°C		UNIT
				MIN.	MAX.	
High - Level Input Voltage	V _{IH}		2.7~3.6	2.0	—	V
Low - Level Input Voltage	V _{IL}		2.7~3.6	—	0.8	V
High - Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -100μA	2.7~3.6	V _{CC} - 0.2	—
			I _{OH} = -12mA	2.7	2.2	—
			I _{OH} = -18mA	3.0	2.4	—
			I _{OH} = -24mA	3.0	2.2	—
Low - Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 100μA	2.7~3.6	—	0.2
			I _{OL} = 12mA	2.7	—	0.4
			I _{OL} = 24mA	3.0	—	0.55
Input Leakage Current	I _{IN}	V _{IN} = 0~5.5V	2.7~3.6	—	±5.0	μA
3 - State Output Off - State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0~5.5V	2.7~3.6	—	±5.0	μA
Power Off Leakage Current	I _{OFF}	V _{IN} / V _{OUT} = 5.5V (per Pin)	0	—	100	μA
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	2.7~3.6	—	10.0	μA
		V _{IN} / V _{OUT} = 3.6~5.5V	2.7~3.6	—	±10.0	μA
Increase in I _{CC} per Input	ΔI _{CC}	V _{IH} = V _{CC} - 0.6V	2.7~3.6	—	500	μA

TIMING REQUIREMENTS

PARAMETER	SYMBOL	TEST CONDITION	Ta = -40~85°C			UNIT
			V _{CC} = 2.7V		V _{CC} = 3.3 ± 0.3V	
			MAX.	MIN.	MAX.	
Minimum Pulse Width	t _w (L) t _w (H)	(Fig. 1, 5)		—		ns
Minimum Set-up Time	t _s	(Fig. 1, 5)		—		ns
Minimum Hold Time	t _h	(Fig. 1, 5)		—		ns

AC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta = -40~85°C			UNIT
			V _{CC} = 2.7V		V _{CC} = 3.3 ± 0.3V	
			MAX.	MIN.	MAX.	
Propagation Delay Time (An, Bn → Bn, An)	t _{pLH} t _{pHL}	(Fig. 1, 2)		1.5		ns
Propagation Delay Time (CAB, CBA → Bn, An)	t _{pLH} t _{pHL}	(Fig. 1, 5)		1.5		ns
Propagation Delay Time (SAB, SBA → Bn, An)	t _{pLH} t _{pHL}	(Fig. 1, 2)		1.5		ns
3-State output Enable Time (GAB, GBA → Bn, An)	t _{pZL} t _{pZH}	(Fig. 1, 3, 4)		1.5		ns
3-State output Disable Time (GAB, GBA → Bn, An)	t _{pZL} t _{pHZ}	(Fig. 1, 3, 4)		1.5		ns
Maximum Clock Frequency	f _{MAX}		—	—	—	MHz
Output to Output Skew	t _{osLH} t _{osHL}	(Note 1)	—	—	1.0	ns

Note (1) Parameter guaranteed by design. ($t_{osLH} = |t_{pLHm} - t_{pLHn}|$, $t_{osHL} = |t_{pHLM} - t_{pHLn}|$)

DYNAMIC SWITCHING CHARACTERISTICS (Input t_r = t_f = 2.5ns, C_L = 50pF, R_L = 500Ω)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC} (V)	Ta = 25°C		UNIT
				TYPICAL		
Quiet Output Maximum Dynamic V _{OL}	V _{OLP}	V _{IH} = 3.3V, V _{IL} = 0V	3.3	TBD		V
Quiet Output Minimum Dynamic V _{OL}	V _{OLV}	V _{IH} = 3.3V, V _{IL} = 0V	3.3	TBD		V

TBD : Actual performance will be noted upon completion of characterization.

CAPACITIVE CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V _{CC} (V)	T _a = 25°C	UNIT
				TYPICAL	
Input Capacitance	C _{IN}		3.3	7	pF
Bus Input Capacitance	C _{I/O}		3.3	8	pF
Power Dissipation Capacitance	C _{PD}	f _{IN} = 10MHz (Note 1)	3.3		pF


Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{CC}(\text{opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \text{ (per bit)}$$

TEST CIRCUIT

Fig. 1



Parameter	Switch
tpLH, tpHL	Open
tpLZ, tpZL	6.0V
tpHZ, tpZH	GND
tw, ts, th	Open

AC WAVEFORM

Fig. 2 (tpLH, tpHL)




Fig. 3 (tpLZ, tpHZ, tpZL, tpZH)




Fig. 4 (tpLZ, tpHZ, tpZL, tpZH)




Fig. 5 (tpLH, tpHL, tw, ts, th)

