

## CMOS 16-BIT HIGH-SPEED MICROPROCESSOR SLICE

#### **KEY FEATURES**

- Four CMOS 2901 Type Devices in a Single Package
- On Board Look-Ahead Carry Generator
- Low CMOS Power
  - 225 mW

- High Speed Operation
  - 50 ns Read-Modify-Write
- Fully Firmware Compatible with the Bipolar Device Configuration of Four 2901s and One 2902A


#### GENERAL DESCRIPTION

The WS59016 is a 16-bit high-speed microprocessor which combines the functions of four 2901 4-bit slice processors and distributed look-ahead carry generation on a single High Performance CMOS device.

This microprogrammable circuit has the flexibility to efficiently emulate almost any digital computing machine. It is an ideal candidate for such applications as peripheral controllers, CPUs, programmable microprocessors, and Digital Signal Processors.

The advanced CMOS process, with which the WS59016 is manufactured, provides significant performance improvements over an equivalent Bipolar device configuration. While operating faster than a 2901C based system, the WS59016 requires less than 3% of the power consumed by an equivalent Bipolar system.


### FUNCTIONAL BLOCK DIAGRAM



### PIN DESCRIPTION

Signal Name	1/0	Description
A0-3	1	Addresses which select the word of on board RAM which is to be displayed through the A port.
B0-3	1	Addresses which select the word of on board RAM which is to be displayed through the B port and into which data is written when the clock is low.
10-8	ı	Block of three instruction groups which are to select 1) which data sources will be applied to the ALU (I012), 2) what function the ALU will perform (I345), and 3) what data is to be written into the Q register or on board RAM(I678).
Q15, RAM15	1/0	Signal paths at the MSB of the on-board RAM and the Q-register which are used for shifting data. When the destination code on 1678 indicates an up shift (Octal 6 or 7) the three state outputs are enabled and the MSB of the ALU output is available on the RAM 15 pin and the MSB of the Q-register is available on the Q15 pin. Otherwise, the pins appear as inputs. When the destination code calls for a down shift, the pins are used as the data inputs to the MSB of RAM (octal 4 and 5) and the Q register (octal 4).
Qo, RAMo	1/0	Shift lines similar to Q15 and RAM15, however the description is applied to the LSB of RAM and the Q-register.
D0-D15	- 1	These sixteen direct data inputs can be selected as a data source for the ALU. DO is the LSB.
Y0-Y15	0	These sixteen three state outputs, when enabled, display either the data on the A-port of the register stack or the outputs of the ALU as determined by the destination code 1678.
ŌĒ	1	When high, the Y outputs are in the high impedance state. When low, either the contents of the A-register or the outputs of the ALU are displayed on Y0-Y15, as determined by 1678.
Ğ, P	0	The carry generate and propagate outputs of the ALU.
OVR	0	This signal indicates that an overflow into the sign bit has occurred as a result of a two's complement operation.
F = 0	0	This output, when high, indicates the result of an ALU operation is zero.
F15	0	The most significant ALU output bit.
Cn	1	The carry-in to the ALU.
Cn + 16	0	The carry-out of the Al_U.
СР	Ī	This clock signal is applied to the A and B-port latches, RAM, and Q-register. The clock low time is the write enable to the on-board dual port RAM, including set-up time for the A and B-port registers. The A and B-port outputs change while the clock is high. The Q-register is latched on the clock low-to-high transition.

### PIN ORIENTATION



#### ABSOLUTE MAXIMUM RATINGS\*

Operating Temp (Comm'l)0°C to +70°C
(Mil)55°C to +125°C
Storage Temp. (No Bias)65°C to +150°C
Voltage on Any Pin with
Respect to GND0.6V to +7\
Latch-Up Protection
FSD Protection > +2000\

\*Notice: Stresses above those listed here may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

#### DC READ CHARACTERISTICS Over Operating Temperature Range (Note 1)

SYMBOL	PARAMETER	TE	TEST CONDITIONS					
V <sub>OH</sub>	Output High Voltage	$V_{CC} = Min$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	All Outputs	$I_{OH} = -3.4 \text{ mA}$	2.4			
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min	All Outputs	I <sub>OL</sub> = 12 mA Comm'l		0.5	V	
VOL	Output Low Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$	All Outputs	$I_{OL} = 8 \text{ mA MiI}$		0.5	v	
V <sub>IH</sub>	Input High Voltage	Guaranteed Input Hi		2.0				
V <sub>IL</sub>	Input Low Voltage	Guaranteed Input Lo			0.8			
I <sub>IX</sub>	Input Load Current	$V_{CC} = Max, V_{IN} =$		-10	10			
I <sub>OZ</sub>	High Impedance Output Current	$V_{CC} = Max, V_O = 0$	-50	50	μА			
,	D 0 1	V – May	Comm'l (0°C to +70°C)			45	A	
lcc	Power Supply Current	V <sub>CC</sub> = IVIAX	Mil (-55°C to +125°C)			60	mA	

**NOTES:** 1) Commercial:  $V_{CC} = +5V \pm 5\%$ ,  $T_{\Delta} = 0^{\circ}C$  to 70°C.

2) Military:  $V_{CC} = +5V \pm 10\%$ ,  $T_A = -55$ °C to +125°C.

## LOGIC FUNCTIONS FOR $\overline{G}$ , $\overline{P}$ , $C_{n+16}$ , and OVR

The four signals  $\overline{G}$ ,  $\overline{P}$ ,  $C_{n+16}$ , and OVR are designed to indicate carry and overflow conditions when the WS59016 is in the add or subtract mode. The table below indicates the logic equations for these four signals for each of the eight ALU functions. The R and S inputs are the two inputs selected according to Table 1.

#### **Definitions**

 $\begin{array}{lll} P_{i} = R_{i} + S_{i} \\ G_{i} = R_{i} \cdot S_{i} \\ P_{0:3} = P_{0} \cdot P_{1} \cdot P_{2} \cdot P_{3} & G_{0:3} = G_{3} + P_{3} \cdot G_{2} + P_{3} \cdot P_{2} \cdot G_{1} + P_{3} \cdot P_{2} \cdot P_{1} \cdot G_{0} \\ P_{4:7} = P_{4} \cdot P_{5} \cdot P_{6} \cdot P_{7} & G_{4:7} = G_{7} + P_{7} \cdot G_{6} + P_{7} \cdot P_{6} \cdot G_{5} + P_{7} \cdot P_{6} \cdot P_{5} \cdot G_{4} \\ P_{8:11} = P_{8} \cdot P_{9} \cdot P_{10} \cdot P_{11} & G_{8:11} = G_{11} + P_{11} \cdot G_{10} + P_{11} \cdot P_{10} \cdot G_{9} + P_{11} \cdot P_{10} \cdot P_{9} \cdot G_{8} \\ P_{12:15} = P_{12} \cdot P_{13} \cdot P_{14} \cdot P_{15} & G_{12:15} = G_{15} + P_{15} \cdot G_{14} + P_{15} \cdot P_{14} \cdot G_{15} + P_{15} \cdot P_{14} \cdot P_{13} \cdot G_{12} \\ C_{n+15} = G_{12:14} + P_{12:14} \cdot G_{8:11} + P_{12:14} \cdot P_{8:11} \cdot G_{4:7} + P_{12:14} \cdot P_{8:11} \cdot P_{4:7} \cdot G_{0:3} \\ P_{12:14} = P_{12} \cdot P_{13} \cdot P_{14} & G_{12:14} = G_{14} + P_{14} \cdot G_{13} + P_{14} \cdot P_{13} \cdot G_{12} \end{array}$ 

I 543	Function	P	Ğ	C <sub>n+16</sub>	OVR				
0	R+S	P <sub>0-3</sub> ·P <sub>4-7</sub> ·P <sub>8-11</sub> ·P <sub>12-15</sub>	$\frac{\widetilde{G}_{12\cdot15} + P_{12\cdot15} \cdot G_{8\cdot11} + P_{12\cdot15} \cdot \widetilde{P}_{8\cdot11} \cdot G_{4\cdot7}}{+ P_{12\cdot15} \cdot P_{8\cdot11} \cdot P_{4\cdot7} \cdot \widetilde{G}_{0\cdot3}} -$	P·Cn + G	Cn + 15 + Cn + 16				
1	S-R	Same as R + S Equations except substitute $\overline{R}_i$ for $R_i$ in definitions							
2	R-S	Same as R + S Equations except substitute S for S in definitions							
3	RVS	LOW	HIGH	LOW	LOW				
4	RAS	LOW	$\overline{G_{12\cdot15} + G_{8\cdot11} + G_{4\cdot7} + G_{0\cdot3}}$	HIGH	LOW				
5	ŘΛS	LOW	Same as R Λ S except substitute R for R in definition	HIGH	LOW				
6	R⊕S	P <sub>0-3</sub> · P <sub>4-7</sub> · P <sub>8-11</sub> · P <sub>12-15</sub>	HIGH	LOW	LOW				
7	R⊕S	Same as R⊕S except Substitute R for R in Definitions	HIGH	LOW	LOW				

Note: 1) + = OR

## **FUNCTIONAL TABLES**

Mnemonic	М	ICR	0	CODE	ALU SOURCE OPERANDS		
	l <sub>2</sub>	I <sub>1</sub>	I <sub>o</sub>	Octal Code	R	s	
AQ	L	L	L	0	Α	Q	
AB	L	L	Н	1	Α	В	
ZQ	L	Н	L	2	0	Q	
ZB	L	Η.	Н	3	0	В	
ZA	Н	L	L	4	0	Α	
DA	Н	L.	Н	5	D	Α	
DQ	н	H	L	6	D	Q	
DZ	Н	Н	Н	7	D	0	

Mnemonic	МІ	CF	10	CODE	ALU	SYMBOL	
Willemonic	15	14	13	Octal Code	Function	STIVIBUL	
ADD	L	L	L	0	R Plus S	R+S	
SUBR	L	ᄔ	Н	1	S Minus R	S-R	
SUBS	L	н	L	2	R Minus S	R - S	
OR	L	Н	Н	3	RORS	RvS	
AND	Н	L	L	4	RANDS	R A S	
NOTRS	Н	L	Н	5	RANDS	R∧S	
EXOR	Н	Н	L	6	REXORS	R♥S	
EXNOR	Н	Н	Н	7	R EX-NOR S	R₹Ŝ	

Table 1: ALU Source Operand Control.

Table 2. ALU Function Control.

Mnemonic	м	CR	0	CODE	RA FUNC	M		Q-REG. FUNCTION		RAM SHIFTER		Q SHIFTER	
	18	1,	16	Octal Code	SHIFT	LOAD	SHIFT	LOAD	Y OUTPUT	RAM <sub>0</sub>	RAM <sub>15</sub>	Qo	Q <sub>15</sub>
QREG	Г	L	L	0	Х	NONE	NONE	F→Q	F	X	Х	X	Х
NOP	L	L	Н	1	X	NONE	Х	NONE	F	Х	Х	X	Х
RAMA	L	Н	L	2	NONE	F→B	X	NONE	Α	Х	Х	X	Х
RAMF	L	Н	Н	3	NONE	F→B	Х	NONE	F	Х	Х	Х	Х
RAMQD	Н	L	L	4	DOWN	F/2 → B	DOWN	Q/2 → Q	F	F <sub>0</sub>	IN <sub>15</sub>	Qo	IN <sub>15</sub>
RAMD	Н	L	Н	5	DOWN	F/2 → B	X	NONE	F	Fo	IN <sub>15</sub>	$Q_0$	Х
RAMQU	Н	Н	L	6	UP	2F→B	UP	2Q → Q	F	IN <sub>O</sub>	F <sub>15</sub>	IN <sub>0</sub>	Q <sub>15</sub>
RAMU	Н	Н	Н	7	UP	2F→B	Х	NONE	F	IN <sub>O</sub>	F <sub>15</sub>	Х	Q <sub>15</sub>

X = Don't care.

Table 3. ALU Destination Control.

					I <sub>210</sub> (Octa	l Code)			
		0	1	2	3	4	5	6	7
1543	ALU				ALU Sou	rce (R, S)			_
(Octal Code)	Function	A, Q	A, B	O, Q	O, B	O, A	D, A	D, Q	D, O
0	C <sub>n</sub> = L R Plus S	A + Q	A + B	Q	В	Α	D+A	D+Q	D
	C <sub>n</sub> = H	A + Q + 1	A + B + 1	Q + 1	B+1	A + 1	D + A + 1	D + Q + 1	D + 1
	$C_n = L$	Q-A-1	B – A – 1	Q - 1	B – 1	A – 1	A – D – 1	Q - D - 1	- D - 1
1	S Minus R C <sub>n</sub> = H	Q-A	B - A	Q	В	Α	A – D	Q-D	– D
2	C <sub>n</sub> = L R Minus S	A – Q – 1	A – B – 1	- Q - 1	– B – 1	- A - 1	D - A - 1	D - Q - 1	D – 1
2	$C_n = H$	A – Q	A – B	– Q	- B	- A	D-A	D – Q	D
3	RORS	AvQ	AvB	Q	В	Α	DvA	DvQ	D
4	RANDS	AΛQ	АлВ	0	0	0	DΛA	DΛQ	0
5	RANDS	ĀĄQ	ĀΛB	Q	В	Α	DΛA	D̄∧Q	0
6	R EX-OR S	A∀Q	A⊽B	Q	В	А	D₹A	D⊽Q	D
7	REX-NORS	Ā⊽Q	Ā⊽B	ĪQ	B	Ā	D⊽A	D⊽Q	D

<sup>+ =</sup> Plus; - = Minus; v = OR;  $\Lambda = AND$ ;  $\nabla = EX-OR$ .

Table 4. Source Operand and ALU Function Matrix.

B = Register Addressed by B inputs.

DOWN is toward LSB. UP is toward MSB.

#### SOURCE OPERANDS AND ALU FUNCTIONS

Eight source operand pairs are available to the ALU as determined by the I0, I1 and I2 instruction inputs. The ALU performs eight functions; three arithmetic and five logic. This function selection is controlled by the I3, I4 and I5 instruction inputs. When in the arithmetic mode, the ALU results are also affected by the carry, Cn. In the logic mode, the Cn input has no effect.

The matrix of Table 4 results when Cn and 10 through 15 are viewed together. Table 5 defines the logic operations which the WS59016 can perform and Table 6 shows the arithmetic operations of the device. Both carry-in HIGH (Cn = 1) and carry-in LOW (CN = 0) are defined in these operations.

Octal I <sub>543</sub> , I <sub>210</sub>	Group	Function
4 0 4 1 4 5 4 6	AND	A
3 0 3 1 3 5 3 6	OR	A v Q A v B D v A D v Q
6 0 6 1 6 5 6 6	EX-OR	A V Q A V B D V A D V Q
7 0 7 1 7 5 7 6	EX-NOR	A V Q A V B D V A D V Q
7 2 7 3 7 4 7 7	INVERT	<u>Ф</u> В А D
6 2 6 3 6 4 6 7	PASS	Q B A D
3 2 3 3 3 4 3 7	PASS	Q B A D
4 2 4 3 4 4 4 7	"ZERO"	0 0 0
5 0 5 1 5 5 5 6	MASK	Ā ^ Q Ā ^ B D ^ A D ^ Q

Octal	C <sub>n</sub> =	: L	C <sub>n</sub> = H		
1210	Group	Function	Group	Function	
00 01 05 06	ADD	A + Q A + B D + A D + Q	ADD plus one	A + Q + 1 A + B + 1 D + A + 1 D + Q + 1	
0 2 0 3 0 4 0 7	PASS	Q B A D	Increment	Q + 1 B + 1 A + 1 D + 1	
1 2 1 3 1 4 2 7	Decrement	Q - 1 B - 1 A - 1 D - 1	PASS	Q B A D	
2 2 2 3 2 4 1 7	1's Comp.	-Q - 1 -B - 1 -A - 1 -D - 1	2's Comp. (Negate)	-Q -8 -A -D	
1 0 1 1 1 5 1 6 2 0 2 1 2 5 2 6	Subtract (1's Comp.)	Q - A - 1 B - A - 1 A - D - 1 Q - D - 1 A - Q - 1 A - B - 1 D - A - 1 D - Q - 1	Subtract (2's Comp.)	Q - A B - A A - D Q - D A - Q A - B D - A D - Q	

Table 6. ALU Arithmetic Mode Functions.

#### COMPETITIVE TIMING ANALYSIS

The following analysis compares the critical timing paths of a WS59016D vs. the equivalent Bipolar circuit implementation using four 2901C's and one 2902A.

As can be seen from this comparison, the WS59016 operates faster than even the theoretically achievable values of the Bipolar implementation. The actual values for the Bipolar circuit will be lengthened by the layout dependent interconnect delays between the individual devices. When these delays are taken into account, the WS59016 speed advantage becomes even greater.

## TIMING COMPARISON WS59016E vs 2901C w/2902A (Commercial)

DATA PATH	CONTROL PATH
2901C w/ 2902A	2901C w/ 2902A
A, B Address $\longrightarrow \overline{P}$ or $\overline{G} = 37 \text{ ns}$ $\overline{P}$ or $\overline{G} \longrightarrow C = 9 \text{ ns}$ $C \longrightarrow F = 0$ , RAM <sub>0.15</sub> = 25 ns interconnect delay $\longrightarrow = X \text{ ns}$ $\overline{Total Delay} \longrightarrow \overline{71 \text{ ns}}$	$\begin{array}{c c} I_{012} & \longrightarrow \overline{P} \text{ or } \overline{G} = 37 \text{ ns} \\ \overline{P} \text{ or } \overline{G} & \longrightarrow C = 9 \text{ ns} \\ C & \longrightarrow F = 0, \text{ RAM}_{0.15} = 25 \text{ ns} \\ \underline{interconnect delay} & \longrightarrow X \text{ ns} \\ \hline Total Delay} & \longrightarrow > 71 \text{ ns} \\ \end{array}$
59016E	59016E
A, B Address $\rightarrow$ F = 0, RAM <sub>0,15</sub> = 55 ns	$I_{012} \longrightarrow F = 0$ , RAM <sub>0,15</sub> = 43 ns
interconnect delay Ons	interconnect delay = 0ns
Total Delay → ≤ 55 ns	Total Delay ──── ≤ 43 ns

## TIMING COMPARISON WS59016C vs 2901C w/2902A (Military)

DATA PATH	CONTROL PATH
2901C w/ 2902A	2901C w/ 2902A
A, B Address $\longrightarrow \overline{P}$ or $\overline{G} = 44$ ns $\overline{P}$ or $\overline{G} \longrightarrow C = 11.5$ ns $C \longrightarrow F = 0$ , $RAM_{0.15} = 28$ ns interconnect delay $\longrightarrow = X$ ns $\overline{Total\ Delay} \longrightarrow = 83.5$ ns	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
59016C  A, B Address → F15, RAM <sub>0,15</sub> = 83 ns interconnect delay → = 0ns  Total Delay → ≤ 83 ns	$ \begin{array}{c c} \hline                                    $

**NOTE:** This competitive analysis holds true for any 16 bit system which performs arithmetic operations. If arithmetic operations are not used, the Bipolar circuit can run faster than noted above.



## COMMERCIAL RANGE AC CHARACTERISTICS (WS59016C)

The tables shown here specify the guaranteed performance of the WS59016C over the Commercial operating temperature range of 0°C to +70°C and a power supply range of 5V  $\pm$  5%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

# CYCLE TIME AND CLOCK CHARACTERISTICS

READ-MODIFY-WRITE (from select of A, B registers to end of cycle)	67ns
Maximum Clock Frequency to Shift Q (50% duty cycle, I = 432 or 632)	15MHz
Minimum Clock Low Time	33ns
Minimum Clock High Time	33ns
Minimum Clock Period	67ns

### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_L = 5pF$  and measured to 0.5V change of output voltage.

From OE Low to Y output enable	25ns
From OE High to output disable	25ns

## **COMBINATIONAL PROPAGATION DELAYS (CL = 50PF)**

TO OUTPUT FROM OUTPUT	Y	F15	C <sub>n + 16</sub>	G, P	F = 0	OVR	RAMO, RAM15	Q0, Q15	UNITS
A, B ADDRESS	69	69	60	68	71	69	71	+	
D0-D15	55	55	45	50	55	55	55	_	1
Cn	38	38	27	_	42	38	42	-	1
I <sub>012</sub>	60	60	55	55	60	60	60	_	ns
I <sub>345</sub>	60	60	55	55	60	60	60		
I <sub>678</sub>	30		-	-	-	-	27	26	]
A BYPASS ALU (I = 2XX)	45	-	_	-	-	_	_	-	
CLOCK	65	65	65	65	55	65	70	30	

INPUT CP	Set Up before H → L	Hold after H → L	Set Up before L → H	Hold after L → H	UNITS
A, B Source Address	15	2 (Note 3)	65 (Note 4)	1	
B Destination Address	15	DO NOT CH	HANGE (Note 2)	1	
D0-D15	-	-	50	0	]
Cn	_	-	34	0	] ns
I <sub>012</sub>	-	_	55	0	]
1345	_	_	55	0	
1678	15	DO NOT CH	IANGE (Note 2)	0	]
RAM0, 15 and Q0, 15	-	_	20	4	

NOTES:

- 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.
- 2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.
- 3) Prior to clock H > L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.
- 4) Set-up time before H>L included here.



## MILITARY RANGE AC CHARACTERISTICS (WS59016C)

The tables shown here specify the guaranteed performance of the WS59016C over the Military operating temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and a power supply range of 5V  $\pm$  10%. Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

# CYCLE TIME AND CLOCK CHARACTERISTICS

READ-MODIFY-WRITE (from select of A, B registers to end of cycle)	80ns
Maximum Clock Frequency to Shift Q (50% duty cycle, I = 432 or 632)	12.5MHz
Minimum Clock Low Time	39ns
Minimum Clock High Time	39ns
Minimum Clock Period	80ns

#### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_L = 5pF$  and measured to 0.5V change of output voltage.

From OE Low to Y output enable	30ns
From OE High to output disable	30ns

#### **COMBINATIONAL PROPAGATION DELAYS (CL = 50PF)**

TO OUTPUT FROM OUTPUT	Υ	F15	C <sub>n+16</sub>	G, P	<b>F</b> = 0	OVR	RAMO, RAM15	Q0, Q15	UNITS
A, B ADDRESS	83	83	72	82	83	83	83	***	
D0-D15	66	66	54	60	66	66	66	_	1
Cn	46	46	33	-	53	46	53	-	
I <sub>012</sub>	72	72	66	66	72	72	72	-	ns
1345	72	72	66	66	72	72	72	-	
I <sub>678</sub>	36	_		-		-	31	31	
A BYPASS ALU (I = 2XX)	55	-	-	-	-	-	-	_	
CLOCK	78	78	78	78	66	78	78	36	]

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

INPUT	Set Up before H → L	Hold after H → L	Set Up before L → H	Hold after L → H	UNITS
A, B Source Address	20	2 (Note 3)	78 (Note 4)	2	
B Destination Address	20	DO NOT C	HANGE (Note 2)	2	
D0-D15	-	-	60	0	]
Cn	-	_	41	0	ns ns
I <sub>012</sub>		-	66	0	]
1345	_	_	66	0	]
I <sub>678</sub>	20	DO NOT C	HANGE (Note 2)	0	]
RAM0, 15 and Q0, 15	-	-	25	5	

NOTES: 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.

- 2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.
- 3) Prior to clock H>L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.
- 4) Set-up time before H>L included here.



## COMMERCIAL RANGE AC CHARACTERISTICS (WS59016E)

The tables shown here specify the guaranteed performance of the WS59016E over the Commercial operating temperature range of  $0^{\circ}$ C to  $+70^{\circ}$ C and a power supply range of  $5V \pm 5\%$ . Inputs are switching between 0 and 3V with rise and fall times of 1 V/ns and measurements made at 1.5V. All outputs have maximum DC load.

#### **OUTPUT ENABLE/DISABLE TIME**

Disable tests performed with  $C_L = 5pF$  and measured to 0.5V change of output voltage.

From OE Low to Y output enable	24ns
From OE High to output disable	23ns

# CYCLE TIME AND CLOCK CHARACTERISTICS

READ-MODIFY-WRITE (from select of A, B registers to end of cycle)	50ns
Maximum Clock Frequency to Shift Q (50% duty cycle, I = 432 or 632)	20MHz
Minimum Clock Low Time	14ns
Minimum Clock High Time	18ns
Minimum Clock Period	47ns

## **COMBINATIONAL PROPAGATION DELAYS (C) = 50pF)**

TO OUTPUT FROM INPUT	Y	F15	C <sub>n+16</sub>	G, P	F = 0	OVR	RAMO, RAM15	Q0, Q15	UNITS
A, B ADDRESS	55	53	47	45	51	48	55	_	
D0 – D15	36	32	34	32	36	34	38	-	
C <sub>n</sub>	32	29	24	_	32	28	32	_	
1 <sub>012</sub>	39	39	37	38	39	38	43	_	ns
I <sub>345</sub>	48	46	37	37	41	42	41	_	110
I <sub>678</sub>	28	-	_	-	-	-	34	34	
A BYPASS ALU (I = 2XX)	36		_	_	_	-	-	_	1
CLOCK	44	39	38	45	43	40	45	38	

## SET-UP AND HOLD TIMES RELATIVE TO CLOCK (CP) INPUT

INPUT CP	Set Up Before H → L	Hold After $H  o L$	Set Up Before L → H	Hold After L → H	UNITS
A, B Source Address	15	0 (Note 3)	23 (Note 4)	1	
B Destination Address	15	DO NOT CH	ANGE (Note 2)	1	
D0 – D15	-	_	19	0	
C <sub>n</sub>	_	_	19	0	ns
I <sub>012</sub>	_	-	28	0	
I <sub>345</sub>	-	_	30	0	
I <sub>678</sub>	15	DO NOT CHANGE (Note 2)		1	
RAM0, 15 and Q0, 15	_	_	10	4	

#### NOTES:

- 1) Dashes indicate that a set-up time constraint or a propagation delay path does not exist.
- 2) The phrase "DO NOT CHANGE" indicates that certain signals must remain low for the duration of the clock Low time. Otherwise, erroneous operation may be the result.
- 3) Prior to clock H > L transition, source addresses must be stable to allow time for the source data to be set up before the latch closes. After this transition the A address may be changed. If it is not being used as a destination, the B address may also be changed. If it is being used as a destination, the B address must remain stable during the clock Low period.
- 4) Set-up time before H > L included here.



## **ORDERING INFORMATION**

PART NUMBER	SPEED	PACKAGE TYPE	PACKAGE DRAWING	OPERATING TEMPERATURE RANGE	WSI MANUFACTURING PROCEDURE
WS59016CB	С	64 Pin Ceramic Sidebrazed DIP, 0.9"	B1	Comm'l	Standard
WS59016CBM	С	64 Pin Ceramic Sidebrazed DIP, 0.9"	B1	Military	Standard
WS59016CBMB	С	64 Pin Ceramic Sidebrazed DIP, 0.9"	B1	Military	MIL-STD-883C
WS59016CJ	С	68 Pin PLDCC	J5	Comm'l	Standard
WS59016CL	С	68 Pin CLDCC	N1	Comm'l	Standard
WS59016CLM	С	68 Pin CLDCC	N1	Military	Standard
WS59016CLMB	С	68 Pin CLDCC	N1	Military	MIL-STD-883C
WS59016EJ	E	68 Pin PLDCC	J5	Comm'l	Standard
WS59016EL	E	68 Pin CLDCC	N1	Comm'l	Standard