

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

54F/74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE® Outputs

General Description

The 'F657 contains eight non-inverting buffers with TRI-STATE® outputs and an 8-bit parity generator/checker. It is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24 mA (20 mA mil) at the A port and 64 mA (48 mA mil) at the B port.

Features

- 300 Mil 24-pin slimline DIP
- Combines 'F245 and 'F280A functions in one package
- TRI-STATE outputs
- B Outputs sink 64 mA (48 mA mil)
- 12 mA source current, B side
- Input diodes for termination effects


Ordering Code: See Section 11

| Commercial | Military | Package Number | Package Description |
|-------------------|--------------------|----------------|---|
| 74F657SPC | | N24C | 24-Lead (0.300" Wide) Molded Dual-In-Line |
| | 54F657SDM (Note 2) | J24F | 24-Lead (0.300" Wide) Ceramic Dual-In-Line |
| 75F657SC (Note 1) | | M24B | 24-Lead (0.300" Wide) Molded Small Outline, JEDEC |
| | 54F657FM (Note 2) | W24C | 24-Lead Cerpack |
| | 54F657LM (Note 2) | E28A | 24-Lead Ceramic Leadless Chip Carrier, Type C |


Note 1: Devices also available in 13" reel. Use suffix = SCX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Logic Symbols




TL/F/9584-5




TL/F/9584-1

Connection Diagrams



TL/F/9584-2



TL/F/9584-3

Unit Loading/Fan Out: See Section 2 for U.L. definitions

| Pin Names | Description | 54F/74F | |
|--------------------------------|-----------------------------------|------------------|---|
| | | U.L. HIGH/LOW | Input I _{IH} /I _{IL} Output I _{OH} /I _{OL} |
| A ₀ -A ₇ | Data Inputs/ TRI-STATE Outputs | 4.5/0.15 | 90 μ A/ - 90 μ A |
| B ₀ -B ₇ | Data Inputs/ TRI-STATE Outputs | 150/40 (33.3) | -3 mA/24 mA (20 mA) |
| T/ \bar{R} | Transmit/Receive Input | 3.5/0.117 | 70 μ A/ -70 μ A |
| $\bar{O}E$ | Enable Input | 600/106.6 (80) | -12 mA/64 mA (48 mA) |
| PARITY | Parity Input/ TRI-STATE Output | 2.0/0.067 | 40 μ A/ -40 μ A |
| ODD/EVEN | ODD/EVEN Parity Input | 2.0/0.067 | 40 μ A/ -40 μ A |
| ERROR | Error Output | 3.5/0.117 | 70 μ A/ -70 μ A |
| | | 600/106.6 (80) | -12 mA/64 mA (48 mA) |
| | | 1.0/0.039 | 20 μ A/ -20 μ A |
| | | 600/106.6 (80) | -12 mA/64 mA (48 mA) |

Functional Description

The Transmit/Receive (T/ \bar{R}) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from the A port to the B port; Receive (active LOW) enables data from the B port to the A port.

The Output Enable ($\bar{O}E$) input disables the parity and ERROR outputs and both the A and B ports by placing them in a HIGH-Z condition when the Output Enable input is HIGH.

When transmitting (T/ \bar{R} HIGH), the parity generator detects whether an even or odd number of bits on the A port are HIGH and compares these with the condition of the pari-

ty select (ODD/EVEN). If the Parity Select is HIGH and an even number of A inputs are HIGH, the Parity output is HIGH.

In receiving mode (T/ \bar{R} LOW), the parity select and number of HIGH inputs on port B are compared to the condition of the Parity input. If an even number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, then ERROR will be HIGH to indicate no error. If an odd number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, the ERROR will be LOW indicating an error.

Function Table

| Number of Inputs That Are High | Inputs | | | Input/Output | Outputs | |
|--------------------------------|-----------------|-------------------|------------------------|--------------|--------------------|--------------|
| | \overline{OE} | T/ \overline{R} | ODD/ \overline{EVEN} | Parity | \overline{ERROR} | Outputs Mode |
| 0, 2, 4, 6, 8 | L | H | H | H | Z | Transmit |
| | L | H | L | L | Z | Transmit |
| | L | L | H | H | H | Receive |
| | L | L | H | L | L | Receive |
| | L | L | L | H | L | Receive |
| | L | L | L | L | H | Receive |
| 1, 3, 5, 7 | L | H | H | L | Z | Transmit |
| | L | H | L | H | Z | Transmit |
| | L | L | H | H | L | Receive |
| | L | L | H | L | H | Receive |
| | L | L | L | H | H | Receive |
| | L | L | L | L | L | Receive |
| Immaterial | H | X | X | Z | Z | Z |


H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance

Function Table

| Inputs | | Outputs |
|-----------------|-------------------|---------------------|
| \overline{OE} | T/ \overline{R} | |
| L | L | Bus B Data to Bus A |
| L | H | Bus A Data to Bus B |
| H | X | High-Z State |

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial

Functional Block Diagram



2 GROUND PINS
1 V_{CC} PIN

TL/F/9584-4

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| | |
|---|--------------------------|
| Storage Temperature | -65°C to +150°C |
| Ambient Temperature under Bias | -55°C to +125°C |
| Junction Temperature under Bias | -55°C to +175°C |
| Plastic | -55°C to +150°C |
| V _{CC} Pin Potential to Ground Pin | -0.5V to +7.0V |
| Input Voltage (Note 2) | -0.5V to +7.0V |
| Input Current (Note 2) | -30 mA to +5.0 mA |
| Voltage Applied to Output in HIGH State (with V _{CC} = 0V) | |
| Standard Output | -0.5V to V _{CC} |
| TRI-STATE Output | -0.5V to +5.5V |

Current Applied to Output in LOW State (Max)

twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

| | |
|------------|-----------------|
| Military | -55°C to +125°C |
| Commercial | 0°C to +70°C |

Supply Voltage

| | |
|------------|----------------|
| Military | +4.5V to +5.5V |
| Commercial | +4.5V to +5.5V |

DC Electrical Characteristics

| Symbol | Parameter | 54F/74F | | | Units | V _{CC} | Conditions |
|------------------------------------|---|-------------------------|------|------------|-------|---------------------|--|
| | | Min | Typ | Max | | | |
| V _{IH} | Input HIGH Voltage | 2.0 | | | V | | Recognized as a HIGH Signal |
| V _{IL} | Input LOW Voltage | | | 0.8 | V | | Recognized as a LOW Signal |
| V _{CD} | Input Clamp Diode Voltage | | | -1.2 | V | Min | I _{IN} = -18 mA |
| V _{OH} | Output HIGH Voltage | 54F 10% V _{CC} | 2.5 | | V | Min | I _{OH} = -1 mA (A _n) |
| | | 54F 10% V _{CC} | 2.4 | | | | I _{OH} = -3 mA (A _n , B _n , Parity, ERROR) |
| | | 54F 10% V _{CC} | 2.0 | | | | I _{OH} = -12 mA (B _n , Parity, ERROR) |
| | | 74F 10% V _{CC} | 2.5 | | | | I _{OH} = -1 mA (A _n) |
| | | 74F 10% V _{CC} | 2.4 | | | | I _{OH} = -3 mA (A _n , B _n , Parity, ERROR) |
| | | 74F 10% V _{CC} | 2.0 | | | | I _{OH} = -15 mA (B _n , Parity, ERROR) |
| | | 74F 5% V _{CC} | 2.7 | | | | I _{OH} = -1 mA (A _n) |
| V _{OL} | Output LOW Voltage | 54F 10% V _{CC} | | 0.5 | V | Min | I _{OL} = 20 mA (A _n) |
| | | 54F 10% V _{CC} | | 0.55 | | | I _{OL} = 48 mA (B _n , Parity, ERROR) |
| | | 74F 10% V _{CC} | | 0.5 | | | I _{OL} = 24 mA (A _n) |
| | | 74F 10% V _{CC} | | 0.55 | | | I _{OL} = 64 mA (B _n , Parity, ERROR) |
| I _{IH} | Input HIGH Current | | | 20 40 | μA | Max | V _{IN} = 2.7V (ODD/EVEN) V _{IN} = 2.7V (T/R, OE) |
| I _{BVI} | Input HIGH Current Breakdown Test | | | 100 | μA | V _{CC} = 0 | V _{IN} = 7.0V (T/R, OE, ODD/EVEN) |
| I _{BVIT} | Input HIGH Current Breakdown Test (I/O) | | | 1.0 2.0 | mA | Max | V _{IN} = 5.5V (Parity, B _n) V _{IN} = 5.5V (A _n) |
| I _{IL} | Input LOW Current | | | -20 -40 | μA | Max | V _{IN} = 0.5V (ODD/EVEN) V _{IN} = 0.5V (T/R, OE) |
| I _{OZH} | Output Leakage Current | | | 50 | μA | Max | V _{OUT} = 2.7V (ERROR) |
| I _{OZL} | Output Leakage Current | | | -50 | μA | Max | V _{OUT} = 0.5V (ERROR) |
| I _{IH} + I _{OZH} | Output Leakage Current | | | 70 | μA | Max | V _{I/O} = 2.7V (B _n , Parity) |
| | | | | 90 | | | V _{I/O} = 2.7V (A _n) |
| I _{IL} + I _{OZL} | Output Leakage Current | | | -70 | μA | Max | V _{I/O} = 0.5V (B _n , Parity) |
| | | | | -90 | | | V _{I/O} = 0.5V (A _n) |
| I _{OS} | Output Short-Circuit Current | | -60 | -150 | mA | Max | V _{OUT} = 0V (A _n) |
| | | | -100 | -225 | | | V _{OUT} = 0V (B _n , Parity, ERROR) |
| I _{CEX} | Output HIGH Leakage Current | | 250 | | μA | Max | V _{OUT} = V _{CC} (ERROR) |
| | | | 1.0 | | mA | Max | V _{OUT} = V _{CC} (B _n , Parity) |
| | | | 2.0 | | mA | Max | V _{OUT} = V _{CC} (A _n) |
| I _{ZZ} | Bus Drainage Test | | | 500 | μA | 0.0V | V _{OUT} = 5.25V (A _n , B _n , Parity, ERROR) |
| I _{OCH} | Power Supply Current | | 101 | 125 | mA | Max | V _O = HIGH |
| I _{OCL} | Power Supply Current | | 112 | 150 | mA | Max | V _O = LOW |
| I _{OZZ} | Power Supply Current | | 109 | 145 | mA | Max | V _O = HIGH Z |

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

| Symbol | Parameter | 74F | | | 54F | | 74F | | Units | Fig. No. |
|--------------------------------------|--|---|--------------|--------------|--|--------------|--|--------------|-------|----------|
| | | T _A = +25°C V _{CC} = +5.0V C _L = 50 pF | | | T _A , V _{CC} = Mil C _L = 50 pF | | T _A , V _{CC} = Com C _L = 50 pF | | | |
| | | Min | Typ | Max | Min | Max | Min | Max | | |
| t _{PLH} t _{PHL} | Propagation Delay A _n to B _n , B _n to A _n | 2.5 3.0 | 4.5 4.9 | 8.0 7.5 | 2.5 3.0 | 9.5 8.5 | 2.5 3.0 | 9.0 8.0 | ns | 2-3 |
| t _{PLH} t _{PHL} | Propagation Delay A _n to Parity | 6.5 7.0 | 10.1 10.9 | 14.0 15.0 | 5.5 5.5 | 18.0 20.5 | 6.0 6.0 | 16.0 16.5 | ns | 2-3 |
| t _{PLH} t _{PHL} | Propagation Delay ODD/EVEN to PARITY | 4.5 4.5 | 7.8 8.8 | 11.0 12.0 | 4.0 4.5 | 14.0 16.5 | 4.0 4.5 | 13.0 13.5 | ns | 2-3 |
| t _{PLH} t _{PHL} | Propagation Delay ODD/EVEN to ERROR | 4.5 4.5 | 7.5 8.2 | 11.0 12.0 | 4.0 4.5 | 14.0 16.5 | 4.0 4.5 | 13.0 13.5 | ns | 2-3 |
| t _{PLH} t _{PHL} | Propagation Delay B _n to ERROR | 8.0 8.0 | 14.0 15.0 | 20.5 21.5 | 7.5 7.5 | 27.0 28.5 | 7.5 7.5 | 23.0 23.5 | ns | 2-3 |
| t _{PLH} t _{PHL} | Propagation Delay PARITY to ERROR | 7.0 7.5 | 10.8 11.8 | 15.5 16.5 | 6.0 6.5 | 20.0 22.0 | 6.0 7.5 | 17.0 18.5 | ns | 2-3 |
| t _{PZH} t _{PZL} | Output Enable Time OE to A _n /B _n | 3.0 4.0 | 5.0 6.5 | 8.0 10.0 | 2.5 3.5 | 11.0 13.5 | 2.5 3.5 | 9.5 11.0 | ns | 2-5 |
| t _{PHZ} t _{PLZ} | Output Disable Time OE to A _n /B _n | 1.0 1.0 | 4.5 4.9 | 8.0 7.5 | 1.0 1.0 | 9.5 8.5 | 1.0 1.0 | 9.0 8.0 | ns | 2-5 |
| t _{PZH} t _{PZL} | Output Enable Time OE to ERROR (Note 1) | 3.0 4.0 | 5.0 7.7 | 8.0 10.0 | 2.5 3.5 | 11.0 13.5 | 2.5 3.5 | 9.5 11.0 | ns | 2-5 |
| t _{PHZ} t _{PLZ} | Output Disable Time OE to ERROR | 1.0 1.0 | 4.5 4.9 | 8.0 7.5 | 1.0 1.0 | 9.5 8.5 | 1.0 1.0 | 9.0 8.0 | ns | 2-5 |
| t _{PZH} t _{PZL} | Output Enable Time OE to PARITY | 3.0 4.0 | 5.0 7.7 | 8.0 10.0 | 2.5 3.5 | 11.0 13.5 | 2.5 3.5 | 9.5 11.0 | ns | 2-5 |
| t _{PHZ} t _{PLZ} | Output Disable Time OE to PARITY | 1.0 1.0 | 4.6 5.1 | 8.0 7.5 | 1.0 1.0 | 9.5 8.5 | 1.0 1.0 | 9.0 8.0 | ns | 2-5 |

Note 1: These delay times reflect the TRI-STATE recovery time only and not the signal time through the buffers or the parity check circuitry. To assure VALID information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuitry (same as A to PARITY), and to the ERROR output after the ERROR pin has been enabled (Output Enable times). VALID data at the ERROR pin ≥ (A to PARITY) + (Output Enable Time).