Integrated
ICS9DB108
Circuit
Systems, Inc.

## Eight Output Differential Buffer for PCI-Express

## Recommended Application:

DB800 Intel Yellow Cover part with PCI -Express support.

## Output Features:

- 8-0.7V current-mode differential output pairs
- Supports zero delay buffer mode and fanout mode
- Bandwidth programming available


## Key Specifications:

- Outputs cycle-cycle jitter < 50ps
- Outputs skew: 50ps
- +/- 300ppm frequency accuracy on output clocks


## Features/Benefits:

- Supports tight ppm accuracy clocks for Serial-ATA
- Spread spectrum modulation tolerant, 0 to -0.5\% down spread and +/- 0.25\% center spread
- Supports undriven differential output pair in PD\# and SRC_STOP\# for power management.

Pin Configuration

| SRC_DIV\# | 1 |  | 48 | VDDA |
| :---: | :---: | :---: | :---: | :---: |
| VDD | 2 |  | 47 | GNDA |
| GND | 3 |  | 46 | IREF |
| SRC_IN | 4 |  | 45 | LOCK |
| SRC_IN\# | 5 |  | 44 | OE_7 |
| OE_0 | 6 |  | 43 | OE_4 |
| OE_3 | 7 |  | 42 | DIF_7 |
| DIF_0 | 8 |  | 41 | DIF_7\# |
| DIF_0\# | 9 |  | 40 | GND |
| GND | 10 | $\infty$ | 39 | VDD |
| VDD | 11 | F | 38 | DIF_6 |
| DIF_1 | 12 | $\boldsymbol{0}$ | 37 | DIF_6\# |
| DIF_1\# | 13 | O) | 36 | OE_6 |
| OE_1 | 14 | 0 | 35 | OE_5 |
| OE_2 | 15 | $\mathcal{O}$ | 34 | DIF_5 |
| DIF_2 | 16 |  | 33 | DIF_5\# |
| DIF_2\# | 17 |  | 32 | GND |
| GND | 18 |  | 31 | VDD |
| VDD | 19 |  | 30 | DIF_4 |
| DIF_3 | 20 |  | 29 | DIF_4\# |
| DIF_3\# | 21 |  | 28 | HIGH_BW\# |
| BYPASS\#/PLL | 22 |  | 27 | SRC_STOP\# |
| SCLK | 23 |  | 26 | PD\# |
| SDATA | 24 |  | 25 | GND |

48-pin SSOP \& TSSOP

## Pin Description

| PIN \# | PIN NAME | PIN TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | SRC_DIV\# | IN | Active low Input for determining SRC output frequency SRC or SRC/2. $0=\mathrm{SRC} / 2,1=\mathrm{SRC}$ |
| 2 | VDD | PWR | Power supply, nominal 3.3V |
| 3 | GND | PWR | Ground pin. |
| 4 | SRC_IN | IN | 0.7 V Differential SRC TRUE input |
| 5 | SRC_IN\# | IN | 0.7 V Differential SRC COMPLEMENTARY input |
| 6 | OE_0 | IN | Active high input for enabling outputs. $0=$ tri-state outputs, $1=$ enable outputs |
| 7 | OE_3 | IN | Active high input for enabling outputs. $0=$ tri-state outputs, $1=$ enable outputs |
| 8 | DIF_0 | OUT | 0.7V differential true clock outputs |
| 9 | DIF_0\# | OUT | 0.7V differential complement clock outputs |
| 10 | GND | PWR | Ground pin. |
| 11 | VDD | PWR | Power supply, nominal 3.3V |
| 12 | DIF_1 | OUT | 0.7V differential true clock outputs |
| 13 | DIF_1\# | OUT | 0.7 V differential complement clock outputs |
| 14 | OE_1 | IN | Active high input for enabling outputs. $0=$ tri-state outputs, $1=$ enable outputs |
| 15 | OE_2 | IN | Active high input for enabling outputs. $0=$ tri-state outputs, $1=$ enable outputs |
| 16 | DIF_2 | OUT | 0.7V differential true clock outputs |
| 17 | DIF_2\# | OUT | 0.7 V differential complement clock outputs |
| 18 | GND | PWR | Ground pin. |
| 19 | VDD | PWR | Power supply, nominal 3.3V |
| 20 | DIF_3 | OUT | 0.7V differential true clock outputs |
| 21 | DIF_3\# | OUT | 0.7 V differential complement clock outputs |
| 22 | BYPASS\#/PLL | IN | Input to select Bypass(fan-out) or PLL (ZDB) mode $0=$ Bypass mode, $1=$ PLL mode |
| 23 | SCLK | IN | Clock pin of SMBus circuitry, 5V tolerant. |
| 24 | SDATA | I/O | Data pin for SMBus circuitry, 5V tolerant. |

## Pin Description (Continued)

| PIN \# | PIN NAME | PIN TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 25 | GND | PWR | Ground pin. |
| 26 | PD\# | IN | Asynchronous active low input pin used to power down the device. The internal clocks are disabled and the VCO and the crystal are stopped. |
| 27 | SRC_STOP\# | IN | Active low input to stop diff outputs. |
| 28 | HIGH_BW\# | PWR | 3.3V input for selecting PLL Band Width $0=$ High, $1=$ Low |
| 29 | DIF_4\# | OUT | 0.7 V differential complement clock outputs |
| 30 | DIF_4 | OUT | 0.7V differential true clock outputs |
| 31 | VDD | PWR | Power supply, nominal 3.3V |
| 32 | GND | PWR | Ground pin. |
| 33 | DIF_5\# | OUT | 0.7 V differential complement clock outputs |
| 34 | DIF_5 | OUT | 0.7 V differential true clock outputs |
| 35 | OE_5 | IN | Active high input for enabling outputs. $0=$ tri-state outputs, $1=$ enable outputs |
| 36 | OE_6 | IN | Active high input for enabling outputs. $0=$ tri-state outputs, $1=$ enable outputs |
| 37 | DIF_6\# | OUT | 0.7 V differential complement clock outputs |
| 38 | DIF_6 | OUT | 0.7V differential true clock outputs |
| 39 | VDD | PWR | Power supply, nominal 3.3V |
| 40 | GND | PWR | Ground pin. |
| 41 | DIF_7\# | OUT | 0.7V differential complement clock outputs |
| 42 | DIF_7 | OUT | 0.7V differential true clock outputs |
| 43 | OE_4 | IN | Active high input for enabling outputs. $0=$ tri-state outputs, $1=$ enable outputs |
| 44 | OE_7 | IN | Active high input for enabling outputs. $0=$ tri-state outputs, $1=$ enable outputs |
| 45 | LOCK | OUT | 3.3V output indicating PLL Lock Status. This pin goes high when lock is achieved. |
| 46 | IREF | IN | This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value. |
| 47 | GNDA | PWR | Ground pin for the PLL core. |
| 48 | VDDA | PWR | 3.3V power for the PLL core. |

## General Description

ICS9DB108 follows the Intel DB400 Differential Buffer Specification. This buffer provides four SRC clocks for PCI-Express, next generation I/O devices. ICS9DB108 is driven by a differential input pair from a CK409/CK410 main clock generator, such as the ICS952601 or ICS954101. ICS9DB108 can run at speeds up to 200MHz. It provides ouputs meeting tight cycle-to-cycle jitter (50ps) and output-to-output skew (50ps) requirements.

## Block Diagram



Integrated
ICS9DB108
Circuit
Systems, Inc.

## Absolute Max

| Symbol | Parameter | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| VDD_A | 3.3V Core Supply Voltage |  | 4.6 | V |
| VDD_In $^{3.3 \mathrm{~V} \text { Logic Supply Voltage }}$ |  | 4.6 | V |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $\mathrm{GND}-0.5$ |  | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage |  | $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ | V |
| Ts | Storage Temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Tambient | Ambient Operating Temp | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| Tcase | Case Temperature |  | 115 | ${ }^{\circ} \mathrm{C}$ |
| ESD prot | Input ESD protection <br> human body model | 2000 |  | V |

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \%$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $3.3 \mathrm{~V}+/-5 \%$ | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $3.3 \mathrm{~V}+/-5 \%$ | GND - 0.3 |  | 0.8 | V |  |
| Input High Current | $\mathrm{I}_{\text {H }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ | -5 |  | 5 | uA |  |
| Input Low Current | $\mathrm{l}_{\text {IL1 }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$; Inputs with no pull-up resistors | -5 |  |  | uA |  |
|  | $\mathrm{I}_{\text {LL2 }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$; Inputs with pull-up resistors | -200 |  |  | uA |  |
| Operating Supply Current | $\mathrm{I}_{\mathrm{DD3} 30 \mathrm{P}}$ | Full Active, $\mathrm{C}_{\mathrm{L}}=$ Full load; |  |  | 250 | mA |  |
| Powerdown Current | $\mathrm{IDD3.3PD}$ | all diff pairs driven |  |  | 60 | mA |  |
|  |  | all differential pairs tri-stated |  |  | 12 | mA |  |
| Input Frequency ${ }^{3}$ | $\mathrm{F}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 80 | $\begin{aligned} & \hline 100 / 133 \\ & 166 / 200 \\ & \hline \end{aligned}$ | 220 | MHz | 3 |
| Pin Inductance ${ }^{1}$ | $L_{\text {pin }}$ |  |  |  | 7 | nH | 1 |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\text {IN }}$ | Logic Inputs | 1.5 |  | 5 | pF | 1 |
|  | $\mathrm{C}_{\text {OUT }}$ | Output pin capacitance |  |  | 6 | pF | 1 |
| PLL Bandwidth | BW | PLL Bandwidth when PLL_BW=0 |  | 4 |  | MHz | 1 |
|  |  | PLL Bandwidth when PLL_BW=1 |  | 2 |  | MHz | 1 |
| Clk Stabilization ${ }^{1,2}$ | $\mathrm{T}_{\text {STAB }}$ | From $\mathrm{V}_{\mathrm{DD}}$ Power-Up and after input clock stabilization or deassertion of PD\# to 1st clock |  |  | 1 | ms | 1,2 |
| Modulation Frequency |  | Triangular Modulation | 30 |  | 33 | kHz | 1 |
| Tdrive_SRC_STOP\# |  | DIF output enable after SRC_Stop\# de-assertion |  |  | 10 | ns | 1,3 |
| Tdrive_PD\# |  | DIF output enable after PD\# de-assertion |  |  | 300 | us | 1,3 |
| Tfall |  | Fall time of PD\# and SRC_STOP\# |  |  | 5 | ns | 1 |
| Trise |  | Rise time of PD\# and SRC_STOP\# |  |  | 5 | ns | 2 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ See timing diagrams for timing requirements.
${ }^{3}$ Time from deassertion until outputs are $>200 \mathrm{mV}$
0723E-10/26/05

Integrated
ICS9DB108
Circuit
Systems, Inc.

Electrical Characteristics - DIF 0.7V Current Mode Differential Pair
$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=2 \mathrm{pF}, \mathrm{R}_{\mathrm{S}}=33.2 \Omega, \mathrm{R}_{\mathrm{P}}=49.9 \Omega, \mathrm{I}_{\mathrm{REF}}=475 \Omega$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Source Output Impedance | Zo ${ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{x}}$ | 3000 |  |  | $\Omega$ | 1 |
| Voltage High | VHigh | Statistical measurement on single ended signal using oscilloscope math function. | 660 |  | 850 | mV | 1,3 |
| Voltage Low | VLow |  | -150 |  | 150 |  | 1,3 |
| Max Voltage | Vovs | Measurement on single ended signal using absolute value. |  |  | 1150 | mV | 1 |
| Min Voltage | Vuds |  | -300 |  |  |  | 1 |
| Crossing Voltage (abs) | Vcross(abs) |  | 250 |  | 550 | mV | 1 |
| Crossing Voltage (var) | d-Vcross | Variation of crossing over all edges |  |  | 140 | mV | 1 |
| Long Accuracy | ppm | see Tperiod min-max values |  |  | 0 | ppm | 1,2 |
| Average period | Tperiod | 200 MHz nominal | 4.9985 |  | 5.0015 | ns | 2 |
|  |  | 200MHz spread | 4.9985 |  | 5.0266 | ns | 2 |
|  |  | 166.66 MHz nominal | 5.9982 |  | 6.0018 | ns | 2 |
|  |  | 166.66 MHz spread | 5.9982 |  | 6.0320 | ns | 2 |
|  |  | 133.33 MHz nominal | 7.4978 |  | 7.5023 | ns | 2 |
|  |  | 133.33 MHz spread | 7.4978 |  | 5.4000 | ns | 2 |
|  |  | 100.00 MHz nominal | 9.9970 |  | 10.0030 | ns | 2 |
|  |  | 100.00 MHz spread | 9.9970 |  | 10.0533 | ns | 2 |
| Absolute min period | $\mathrm{T}_{\text {absmin }}$ | 200 MHz nominal | 4.8735 |  |  | ns | 1,2 |
|  |  | 166.66 MHz nominal/spread | 5.8732 |  |  | ns | 1,2 |
|  |  | 133.33 MHz nominal/spread | 7.3728 |  |  | ns | 1,2 |
|  |  | 100.00 MHz nominal/spread | 9.8720 |  |  | ns | 1,2 |
| Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{V}_{\text {OL }}=0.175 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=0.525 \mathrm{~V}$ | 175 |  | 700 | ps | 1 |
| Fall Time | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{V}_{\mathrm{OH}}=0.525 \mathrm{~V} \mathrm{~V}_{\mathrm{OL}}=0.175 \mathrm{~V}$ | 175 |  | 700 | ps | 1 |
| Rise Time Variation | d-t ${ }_{\text {r }}$ |  |  |  | 125 | ps | 1 |
| Fall Time Variation | d-t $\mathrm{t}_{\mathrm{f}}$ |  |  |  | 125 | ps | 1 |
| Duty Cycle | $\mathrm{d}_{13}$ | Measurement from differential wavefrom | 45 |  | 55 | \% | 1 |
| Skew | $\mathrm{t}_{\text {sk3 }}$ | $\mathrm{V}_{\mathrm{T}}=50 \%$ |  |  | 50 | ps | 1 |
| Jitter, Cycle to cycle | $\mathrm{t}_{\text {jcyc-cyc }}$ | PLL mode, Measurement from differential wavefrom |  |  | 50 | ps | 1 |
|  |  | BYPASS mode as additive jitter |  |  | 50 | ps | 1 |

${ }^{1}$ Guaranteed by design and characterization, not $100 \%$ tested in production.
${ }^{2}$ All Long Term Accuracy and Clock Period specifications are guaranteed with the assumption that the input clock complies with CK409/CK410 accuracy requirements
${ }^{3} I_{\text {REF }}=V_{D D} /\left(3 x R_{R}\right)$. For $R_{R}=475 \Omega(1 \%), I_{\text {REF }}=2.32 \mathrm{~mA}$. $\mathrm{I}_{\mathrm{OH}}=6 \mathrm{x} \mathrm{I}_{\mathrm{REF}}$ and $\mathrm{V}_{\mathrm{OH}}=0.7 \mathrm{~V} @ \mathrm{Z}_{\mathrm{O}}=50 \Omega$.

## General SMBus serial interface information for the ICS9DB108

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address $\mathrm{DC}_{(H)}$
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte $\mathbf{N}$ through Byte N + X -1
(see Note 2)
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit


## How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address $\mathrm{DC}_{(H)}$
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address DD ${ }_{(H)}$
- ICS clock will acknowledge
- ICS clock will send the data byte count $=\mathrm{X}$
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte $X$ (if $X_{(H)}$ was written to byte 8).
- Controller (host) will need to acknowledge each byte
- Controllor (host) will send a not acknowledge bit
- Controller (host) will send a stop bit


Integrated
ICS9DB108
Circuit
Systems, Inc.

SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD)

| Byte 0 |  | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | PD\# drive mode | RW | driven | Hi-Z | 0 |  |  |
| Bit 6 | - | SRC_Stop\# drive mode | RW | driven | Hi-Z | 0 |  |  |
| Bit 5 | - | Reserved | RW | Reserved | X |  |  |  |
| Bit 4 | - | Reserved | RW | Reserved | X |  |  |  |
| Bit 3 | - | Reserved | RW | Reserved | X |  |  |  |
| Bit 2 | - | PLL_BW\# adjust | RW | High BW | Low BW | 1 |  |  |
| Bit 1 | - | BYPASS\#/PLL | RW | fan-out | ZDB | 1 |  |  |
| Bit 0 | - | SRC_DIV\# | RW | x/2 | $1 x$ | 1 |  |  |

SMBus Table: Output Control Register

| Byte 1 |  | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | 42,41 | DIF_7 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 6 | 38,37 | DIF_6 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 5 | 34,33 | DIF_5 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 4 | 30,29 | DIF_4 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 3 | 20,21 | DIF_3 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 2 | 16,17 | DIF_2 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 1 | 12,13 | DIF_1 | Output Control | RW | Disable | Enable | 1 |  |
| Bit 0 | 8,9 | DIF_0 | Output Control | RW | Disable | Enable | 1 |  |

Integrated
ICS9DB108
Circuit
Systems, Inc.

SMBus Table: Output Control Register

| Byte 2 |  | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | 42,41 | DIF_7 | Output Control | RW | Reserved | 0 |  |  |
| Bit 6 | 38,37 | DIF_6 | Output Control | RW | Free-run | Stoppable | 0 |  |
| Bit 5 | 34,33 | DIF_5 | Output Control | RW | Free-run | Stoppable | 0 |  |
| Bit 4 | 30,29 | DIF_4 | Output Control | RW | Reserved | 0 |  |  |
| Bit 3 | 20,21 | DIF_3 | Output Control | RW | Reserved | 0 |  |  |
| Bit 2 | 16,17 | DIF_2 | Output Control | RW | Free-run | Stoppable | 0 |  |
| Bit 1 | 12,13 | DIF_1 | Output Control | RW | Free-run | Stoppable | 0 |  |
| Bit 0 | 8,9 | DIF_0 | Output Control | RW | Reserved | 0 |  |  |

SMBus Table: Output Control Register

| Byte 3 |  | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  | Reserved | RW | Reserved | X |  |  |
| Bit 6 |  | Reserved | RW | Reserved | X |  |  |
| Bit 5 |  | Reserved | RW | Reserved | X |  |  |
| Bit 4 |  | Reserved | RW | Reserved | X |  |  |
| Bit 3 |  | Reserved | RW | Reserved | X |  |  |
| Bit 2 |  | Reserved | RW | Reserved | X |  |  |
| Bit 1 |  | Reserved | RW | Reserved | X |  |  |
| Bit 0 |  | Reserved | RW | Reserved | X |  |  |

SMBus Table: Vendor \& Revision ID Register

|  | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 |  | RID3 | REVISION ID | R | - | - | 0 |
| Bit 6 |  | RID2 |  | R | - | - | 0 |
| Bit 5 |  | RID1 |  | R | - | - | 0 |
| Bit 4 |  | RID0 |  | R | - | - | 1 |
| Bit 3 |  | VID3 | VENDOR ID | R | - | - | 0 |
| Bit 2 |  | VID2 |  | R | - | - | 0 |
| Bit 1 |  | VID1 |  | R | - | - | 0 |
| Bit 0 |  | VID0 |  | R | - | - | 1 |

Integrated
ICS9DB108
Circuit
Systems, Inc.

SMBus Table: DEVICE ID

| Byte 5 |  | Pin \# | Name | Control Function | Type | $\mathbf{0}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | PWD |  |  |  |  |  |
| Bit 6 | - | Device ID 7 (MSB) | RW | Reserved | 0 |  |  |
| Bit 5 | - | Device ID 6 5 | RW | Reserved | 0 |  |  |
| Bit 4 | - | Device ID 4 | RW | Reserved | 0 |  |  |
| Bit 3 | - | Device ID 3 | Reserved | 0 |  |  |  |
| Bit 2 | - | Device ID 2 | RW | Reserved | 1 |  |  |
| Bit 1 | - | Device ID 1 | Reserved | 0 |  |  |  |
| Bit 0 | - | Device ID 0 | RW | Reserved | 0 |  |  |

SMBus Table: Byte Count Register

|  | Pin \# | Name | Control Function | Type | 0 | 1 | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit 7 | - | BC7 | Writing to this register configures how many bytes will be read back. | RW | - | - | 0 |
| Bit 6 | - | BC6 |  | RW | - | - | 0 |
| Bit 5 | - | BC5 |  | RW | - | - | 0 |
| Bit 4 | - | BC4 |  | RW | - | - | 0 |
| Bit 3 | - | BC3 |  | RW | - | - | 0 |
| Bit 2 | - | BC2 |  | RW | - | - | 1 |
| Bit 1 | - | BC1 |  | RW | - | - | 0 |
| Bit 0 | - | BC0 |  | RW | - | - | 1 |

## PD\#, Power Down

The PD\# pin cleanly shuts off all clocks and places the device into a power saving mode. PD\# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD\# is asserted, all clocks will be driven high, or tri-stated (depending on the PD\# drive mode and Output control bits) before the PLL is shut down.

## PD\# Assertion

When PD\# is sampled low by two consecutive rising edges of DIF\#, all DIF outputs must be held High, or tri-stated (depending on the PD\# drive mode and Output control bits) on the next High-Low transition of the DIF\# outputs. When the PD\# drive mode bit is set to ' 0 ', all clock outputs will be held with DIF driven High with $2 \times$ IREF and DIF\# tri-stated. If the PD\# drive mode bit is set to ' 1 ', both DIF and DIF\# are tri-stated.


## PD\# De-assertion

Power-up latency is less than 1 ms . This is the time from de-assertion of the PD\# pin, or VDD reaching 3.3 V , or the time from valid SRC_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD\# drive mode bit is set to ' 1 ', all the DIF outputs must driven to a voltage of $>200 \mathrm{mV}$ within 300 ms of PD\# de-assertion.


## SRC_STOP\#

The SRC_STOP\# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC_IN for this input to work properly. The SRC_STOP\# signal is de-bounced and must remain stable for two consecutive rising edges of DIF\# to be recognized as a valid assertion or de-assertion.

## SRC_STOP\# - Assertion

Asserting SRC_STOP\# causes all DIF outputs to stop after their next transition (if the control register settings allow the output to stop). When the SRC_STOP\# drive bit is '0', the final state of all stopped DIF outputs is DIF = High and DIF\# = Low. There is no change in output drive current. DIF is driven with 6xIREF. DIF\# is not driven, but pulled low by the termination. When the SRC_STOP\# drive bit is ' 1 ', the final state of all DIF output pins is Low. Both DIF and DIF\# are not driven.

## SRC_STOP\# - De-assertion (transition from '0' to '1')

All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is 2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the SRC_STOP\# drive control bit is ' 1 ' (tri-state), all stopped DIF outputs must be driven High ( $>200 \mathrm{mV}$ ) within 10 ns of de-assertion.

## SRC_STOP_1 (SRC_Stop = Driven, PD = Driven)



SRC_STOP_2 (SRC_Stop =Tristate, PD = Driven)


SRC_STOP_3 (SRC_Stop = Driven, PD = Tristate)


SRC_STOP_4 (SRC_Stop = Tristate, PD = Tristate)


Integrated
ICS9DB108
Circuit
Systems, Inc.


| SYMBOL | In Millimeters <br> COMMON DIMENSIONS |  | In Inches <br> COMMON DIMENSIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN |  |$|$ MAX

VARIATIONS

| N | D mm.$$ |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 48 | 15.75 | 16.00 | .620 | .630 |

Reference Doc.: JEDEC Publication 95, MO-118
10-0034

## Ordering Information

## ICS9DB108yFLxT

## Example:



Integrated
ICS9DB108
Circuit
Systems, Inc.


| 48-Lead, 6.10 mm . Body, 0.50 mm . Pitch TSSOP <br> ( 240 mil ) <br> ( 20 mil ) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SYMBOL | In Millimeters COMMON DIMENSIONS |  | In Inches COMMON DIMENSIONS |  |
|  | MIN | MAX | MIN | MAX |
| A | -- | 1.20 | -- | . 047 |
| A1 | 0.05 | 0.15 | . 002 | . 006 |
| A2 | 0.80 | 1.05 | . 032 | . 041 |
| b | 0.17 | 0.27 | . 007 | . 011 |
| c | 0.09 | 0.20 | . 0035 | . 008 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 8.10 BASIC |  | 0.319 BASIC |  |
| E1 | 6.00 | 6.20 | . 236 | . 244 |
| e | 0.50 BASIC |  | 0.020 BASIC |  |
| L | 0.45 | 0.75 | . 018 | . 030 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| a | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| aaa | -- | 0.10 | -- | . 004 |
| VARIATIONS |  |  |  |  |
| N | D mm. |  | D (inch) |  |
|  | MIN | MAX | MIN | MAX |
| 48 | 12.40 | 12.60 | . 488 | . 496 |

Reference Doc.: JEDEC Publication 95, MO-153
10-0039

## Ordering Information

ICS9DB108yGLxT
Example:


## Revision History

| Rev. | Issue Date | Description | Page \# |
| :---: | :---: | :--- | :---: |
| E | $10 / 26 / 2005$ | Updated LF Ordering Information to LF or LN. | 14,15 |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

