

DALLAS SEMICONDUCTOR

DS1643/DS1643P Nonvolatile Timekeeping RAM

FEATURES

- Integrated NV SRAM, real time clock, crystal, power-fail control circuit and lithium energy source
- Clock registers are accessed identical to the static RAM. These registers are resident in the eight top RAM locations.
- Totally nonvolatile with over 10 years of operation in the absence of power
- Access times of 120 ns and 150 ns
- BCD coded year, month, date, day, hours, minutes, and seconds with leap year compensation valid up to 2100
- Power-fail write protection allows for $\pm 10\%$ V_{CC} power supply tolerance
- DS1643 only (DIP Module)
 - Standard JEDEC Byte-wide 8K x 8 RAM pinout
- DS1643P only (PowerCap Module Board)
 - Surface mountable package for direct connection to PowerCap containing battery and crystal
 - Replaceable battery (PowerCap)
 - Power-fail output
 - Pin-for-pin compatible with other densities of DS164XP Timekeeping RAM


ORDERING INFORMATION

- DS1643-XXX 28-pin DIP module
- 120 120 ns access
 - 150 150 ns access
- *DS1643P-XXX 34-pin PowerCap Module Board
- 120 120 ns access
 - 150 150 ns access
- *DS9034PCX (PowerCap) Required; must be ordered separately

PIN ASSIGNMENT

NC	1	28	VCC
A12	2	27	WE
A7	3	26	CE2
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	OE
A2	8	21	A10
A1	9	20	CE
A0	10	19	DQ7
DQ0	11	18	DQ6
DQ1	12	17	DQ5
DQ2	13	16	DQ4
GND	14	15	DQ3

28-PIN ENCAPSULATED PACKAGE
(700 MIL EXTENDED)



34-PIN POWERCAP MODULE BOARD
(USES DS9034PCX POWERCAP)

PIN DESCRIPTION

- A0-A12 – Address Input
- CE – Chip Enable
- CE2 – Chip Enable 2 (DS1643 only)
- OE – Output Enable
- WE – Write Enable
- VCC – +5 Volts
- GND – Ground
- DQ0-DQ7 – Data Input/Output
- NC – No Connect
- PFO – Power-Fail Output (DS1643P only)
- X1, X2 – Crystal Connection
- VBAT – Battery Connection

DESCRIPTION

The DS1643 is a 8K x 8 nonvolatile static RAM with a full function Real Time Clock (RTC) which are both accessible in a Byte-wide format. The nonvolatile timekeeping RAM is function equivalent to any JEDEC standard 8K x 8 SRAM. The device can also be easily substituted in ROM, EPROM and EEPROM sockets providing read/write nonvolatility and the addition of the real time clock function. The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for the day of the month and leap year are made automatically. The RTC clock registers are double buffered to avoid access of incorrect data that can occur during clock update cycles. The double buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1643 also contains its own power-fail circuitry which deselects the device when the V_{CC} supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low V_{CC} as errant access and update cycles are avoided.

PACKAGES


The DS1643 is available in two packages (28-pin DIP module and 34-pin PowerCap module). The 28-pin Dip style module integrated the crystal, lithium energy source, and silicon all in one package. The 34-pin PowerCap Module Board is designed with contacts for connection to a separate PowerCap (DS9034PCX) that

contains the crystal and battery. This design allows the PowerCap to be mounted on top of the DS1643P after the completion of the surface mount process. Mounting the PowerCap after the surface mount process prevents damage to the crystal and battery due to high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap Module Board and PowerCap are ordered separately and shipped in separate containers. The part number for the PowerCap is DS9034PCX.

CLOCK OPERATIONS—READING THE CLOCK

While the double buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1643 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a one is written into the read bit, the seventh most significant bit in the control register. As long as a one remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1643 registers are updated simultaneously after the clock status is reset. Updating is within a second after the read bit is written to zero.

BLOCK DIAGRAM DS1643 Figure 1



DS1643 TRUTH TABLE Table 1

V _{CC}	\overline{CE}	CE2	\overline{OE}	\overline{WE}	MODE	DQ	POWER
5 VOLTS \pm 10%	V _{IH}	X	X	X	DESELECT	HIGH Z	STANDBY
	X	V _{IL}	X	X	DESELECT	HIGH Z	STANDBY
	V _{IL}	V _{IH}	X	V _{IL}	WRITE	DATA IN	ACTIVE
	V _{IL}	V _{IH}	V _{IL}	V _{IH}	READ	DATA OUT	ACTIVE
	V _{IL}	V _{IH}	V _{IH}	V _{IH}	READ	HIGH Z	ACTIVE
<4.5 VOLTS >V _{BAT}	X	X	X	X	DESELECT	HIGH Z	CMOS STANDBY
<V _{BAT}	X	X	X	X	DESELECT	HIGH Z	DATA RETENTION MODE

SETTING THE CLOCK

The 8-bit of the control register is the write bit. Setting the write bit to a one, like the read bit, halts updates to the DS1643 registers. The user can then load them with the correct day, date and time data in 24 hour BCD format. Resetting the write bit to a zero then transfers those values to the actual clock counters and allows normal operation to resume.

STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The \overline{OSC} bit is the MSB for the seconds registers. Setting it to a 1 stops the oscillator.

FREQUENCY TEST BIT

Bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic "1" and the oscillator is

running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e., \overline{CE} low, \overline{OE} low, CE2 high, and address for seconds register remain valid and stable).

CLOCK ACCURACY (DIP MODULE)

The DS1643 is guaranteed to keep time accuracy to within ± 1 minute per month at 25°C.

CLOCK ACCURACY (POWERCAP MODULE)

The DS1643P and DS9034PCX are each individually tested for accuracy. Once mounted together, the module is guaranteed to keep time accuracy to within ± 1.53 minutes per month (35 ppm) at 25°C.

DS1643 REGISTER MAP – BANK1 Table 2

ADDRESS	DATA								FUNCTION	
	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		
1FFF	–	–	–	–	–	–	–	–	YEAR	00–99
1FFE	X	X	X	–	–	–	–	–	MONTH	01–12
1FFD	X	X	–	–	–	–	–	–	DATE	01–31
1FFC	X	FT	X	X	X	–	–	–	DAY	01–07
1FFB	X	X	–	–	–	–	–	–	HOUR	00–23
1FFA	X	–	–	–	–	–	–	–	MINUTES	00–59
1FF9	$\overline{\text{OSC}}$	–	–	–	–	–	–	–	SECONDS	00–59
1FF8	W	R	X	X	X	X	X	X	CONTROL	A

$\overline{\text{OSC}}$ = STOP BIT
W = WRITE BIT

R = READ BIT
X = UNUSED

FT = FREQUENCY TEST

NOTE:

All indicated "X" bits are not dedicated to any particular function and can be used as normal RAM bits.

RETRIEVING DATA FROM RAM OR CLOCK

The DS1643 is in the read mode whenever $\overline{\text{WE}}$ (write enable) is high and $\overline{\text{CE}}$ (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within t_{AA} after the last address input is stable, providing that the $\overline{\text{CE}}$ and $\overline{\text{OE}}$ access times and states are satisfied. If $\overline{\text{CE}}$ or $\overline{\text{OE}}$ access times are not met, valid data will be available at the latter of chip enable access (t_{CEA}) or at output enable access time (t_{OEA}). The state of the data input/output pins (DQ) is controlled by $\overline{\text{CE}}$ and $\overline{\text{OE}}$. If the outputs are activated before t_{AA} , the data lines are driven to an intermediate state until t_{AA} . If the address inputs are changed while $\overline{\text{CE}}$ and $\overline{\text{OE}}$ remain valid, output data will remain valid for output data hold time (t_{OH}) but will then go indeterminate until the next address access.

WRITING DATA TO RAM OR CLOCK

The DS1643 is in the write mode whenever $\overline{\text{WE}}$ and $\overline{\text{CE}}$ are in their active state. The start of a write is referenced to the latter occurring transition of $\overline{\text{WE}}$ or $\overline{\text{CE}}$. The addresses must be held valid throughout the cycle. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must return inactive for a minimum of t_{WR} prior to

the initiation of another read or write cycle. Data in must be valid t_{DS} prior to the end of write and remain valid for t_{DH} afterward. In a typical application, the $\overline{\text{OE}}$ signal will be high during a write cycle. However, $\overline{\text{OE}}$ can be active provided that care is taken with the data bus to avoid bus contention. If $\overline{\text{OE}}$ is low prior to $\overline{\text{WE}}$ transitioning low the data bus can become active with read data defined by the address inputs. A low transition on $\overline{\text{WE}}$ will then disable the outputs t_{WEZ} after $\overline{\text{WE}}$ goes active.

DATA RETENTION MODE

When V_{CC} is within nominal limits ($V_{CC} > 4.5$ volts) the DS1643 can be accessed as described above with read or write cycles. However, when V_{CC} is below the power-fail point V_{PF} (point at which write protection occurs) the internal clock registers and RAM are blocked from access. This is accomplished internally by inhibiting access via the $\overline{\text{CE}}$ signal. At this time the power-fail output signal ($\overline{\text{PFO}}$) will be driven active low and will remain active until V_{CC} returns to nominal levels. When V_{CC} falls below the level of the internal battery supply, power input is switched from the V_{CC} pin to the internal battery and clock activity, RAM, and clock data are maintained from the battery until V_{CC} is returned to nominal level.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground	-0.3V to +7.0V
Operating Temperature	0°C to 70°C
Storage Temperature	-20°C to +70°C
Soldering Temperature	260°C for 10 seconds (See Note 7)

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	4.5	5.0	5.5	V	1
Logic 1 Voltage All Inputs	V_{IH}	2.2		$V_{CC}+0.3$	V	
Logic 0 Voltage All Inputs	V_{IL}	-0.3		0.8	V	

DC ELECTRICAL CHARACTERISTICS(0°C ≤ t_A ≤ 70°C; $V_{CC} = 5.0V \pm 10\%$)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Average V_{CC} Power Supply Current	I_{CC1}			65	mA	2, 3
TTL Standby Current ($\overline{CE} = V_{IH}$, $CE2 = V_{IL}$)	I_{CC2}		3	6	mA	2, 3
CMOS Standby Current ($\overline{CE} = V_{CC} - 0.2V$, $CE2 = GND + 0.2V$)	I_{CC3}		2	4.0	mA	2, 3
Input Leakage Current (any input)	I_{IL}	-1		+1	μA	
Output Leakage Current	I_{OL}	-1		+1	μA	
Output Logic 1 Voltage ($I_{OUT} = -1.0$ mA)	V_{OH}	2.4			V	
Output Logic 0 Voltage ($I_{OUT} = +2.1$ mA)	V_{OL}			0.4	V	
Write Protection Voltage	V_{TP}	4.0	4.25	4.5	V	

AC ELECTRICAL CHARACTERISTICS(0°C to 70°C; V_{CC} = 5.0V ± 10%)

PARAMETER	SYMBOL	DS1643–120		DS1643–150		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t _{RC}	120		150		ns	
Address Access Time	t _{AA}		120		150	ns	
$\overline{\text{CE}}$ and CE2 Access Time	t _{CEA}		120		150	ns	
$\overline{\text{CE}}$ and CE2 Data Off Time	t _{CEZ}		40		50	ns	
Output Enable Access Time	t _{OEA}		100		120	ns	
Output Enable Data Off Time	t _{OEZ}		35		45	ns	
Output Enable to DQ Low–Z	t _{OEL}	5		5		ns	
$\overline{\text{CE}}$ and CE2 to DQ Low–Z	t _{CEL}	5		5		ns	
Output Hold from Address	t _{OH}	5		5		ns	
Write Cycle Time	t _{WC}	120		150		ns	
Address Setup Time	t _{AS}	0		0		ns	
$\overline{\text{CE}}$ and CE2 Pulse Width	t _{CEW}	100		120		ns	
Address Hold from End of Write	t _{AH1}	5		5		ns	5
	t _{AH2}	30		30		ns	6
Write Pulse Width	t _{WEW}	75		90		ns	
$\overline{\text{WE}}$ Data Off Time	t _{WEZ}		40		50	ns	
$\overline{\text{WE}}$ or $\overline{\text{CE}}$ Inactive Time	t _{WR}	10		10		ns	
Data Setup Time	t _{DS}	85		110		ns	
Data Hold Time High	t _{DH1}	0		0		ns	5
	t _{DH2}	15		15		ns	6

AC TEST CONDITIONS

Input Levels: 0V to 3V

Transition Times: 5 ns


CAPACITANCE(t_A = 25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance on all pins (except DQ)	C _I			7	pF	
Capacitance on DQ pins	C _{DQ}			10	pF	


AC ELECTRICAL CHARACTERISTICS (POWER-UP/DOWN TIMING)

(0°C to 70°C)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE2, $\overline{\text{CE}}$ or $\overline{\text{WE}}$ at V_{IH} before Power Down	t_{PD}	0			μs	
V_{PF} (Max) to V_{PF} (Min) V_{CC} Fall Time	t_F	300			μs	
V_{PF} (Min) to V_{SO} V_{CC} Fall Time	t_{FB}	10			μs	
V_{SO} to V_{PF} (Min) V_{CC} Rise Time	t_{RB}	1			μs	
V_{PF} (Min) to V_{PF} (Max) V_{CC} Rise Time	t_R	0			μs	
Power-Up	t_{REC}	15	25	35	ms	
Expected Data Retention Time (Oscillator On)	t_{DR}	10			years	4

DS1643 READ CYCLE TIMING

DS1643 WRITE CYCLE TIMING



POWER-DOWN/POWER-UP TIMING




NOTES:


1. All voltages are referenced to ground.
2. Typical values are at 25°C and nominal supplies.
3. Outputs are open.
4. Data retention time is at 25°C and is calculated from the date code on the device package. The date code XXYY is the year followed by the week of the year in which the device was manufactured. For example, 9225, would mean the 25th week of 1992.
5. t_{AH1} , t_{DH1} are measured from \overline{WE} going high.
6. t_{AH2} , t_{DH2} are measured from \overline{CE} going high.
7. Real-Time Clock Modules (DIP) can be successfully processed through conventional wave-soldering techniques as long as temperatures as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used.

In addition, for the PowerCap version:

- a. Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up ("live - bug").
- b. Hand Soldering and touch-up: Do not touch or apply the soldering iron to leads for more than 3 (three) seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows and use a solder wick to remove solder.


OUTPUT LOAD

DS1643 28-PIN PACKAGE



PKG	28-PIN		
	DIM	MIN	MAX
A	IN. MM	1.470 37.34	1.490 37.85
B	IN. MM	0.675 17.75	0.740 18.80
C	IN. MM	0.315 8.51	0.335 9.02
D	IN. MM	0.075 1.91	0.105 2.67
E	IN. MM	0.015 0.38	0.030 0.76
F	IN. MM	0.140 3.56	0.180 4.57
G	IN. MM	0.090 2.29	0.110 2.79
H	IN. MM	0.590 14.99	0.630 16.00
J	IN. MM	0.010 0.25	0.018 0.45
K	IN. MM	0.015 0.43	0.025 0.58

DS1643P




PKG	INCHES			
	DIM	MIN	NOM	MAX
A		0.920	0.925	0.930
B		0.980	0.985	0.990
C		-	-	0.080
D		0.052	0.055	0.058
E		0.048	0.050	0.052
F		0.015	0.020	0.025
G		0.025	0.027	0.030

NOTE: For the PowerCap version:


- Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up ("live - bug").
- Hand Soldering and touch-up: Do not touch or apply the soldering iron to leads for more than 3 (three) seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows and use a solder wick to remove solder.

DS1643P WITH DS9034PCX ATTACHED



PKG	INCHES		
	DIM	MIN	NOM
A	0.920	0.925	0.930
B	0.955	0.960	0.965
C	0.240	0.245	0.250
D	0.052	0.055	0.058
E	0.048	0.050	0.052
F	0.015	0.020	0.025
G	0.020	0.025	0.030

COMPONENTS AND PLACEMENT MAY VARY FROM EACH DEVICE TYPE

RECOMMENDED POWERCAP MODULE LAND PATTERN

PKG DIM	INCHES		
	MIN	NOM	MAX
A	-	1.050	-
B	-	0.826	-
C	-	0.050	-
D	-	0.030	-
E	-	0.112	-