

Eim Road, West Chirton Industrial Estate, North Shields, Tyne & Wear, England, NE29 8SE Telex 53206 Fax (091) 259 0997 Telephone (091) 258 0690

32K x 8 SRAM

MSM832-025/35/45/55/70

Issue 2.1 : August 1994


PRELIMINARY

32,768 x 8 CMOS High Speed Static RAM


Features

- Fast Access Times of 35 to 70 ns. (25ns in development)
- JEDEC Standard 28 pin DIL footprint.
- Available in 28 pin VIL™ and FlatPack packages.
- Operating Power 300 mW (typical)
 Low Power Standby 30 μW (typical) -L version.
- Completely Static Operation.
- 2.0V Battery back-up Capability.
- Directly TTL compatible.
- Common Data Inputs and Outputs.
- May be Screened in accordance with MIL-STD-883.

Block Diagram



Pin Definition



Pin Functions

A0~A14	Address inputs
D0~D7	Data Input/Output
CS	Chip Select
ŌĒ	Output Enable
WE	Write Enable
V _{cc}	Power (+5V)
GND	Ground

Package Details Package dimensions and outlines are shown on pages 6&7.

Pin Count	Description	Package Type	Material	Pin Out
28	0.6" Dual-in-Line (DIP)	S	Ceramic	JEDEC
28	0.3" Dual-in-Line (DIP)	Т	Ceramic	JEDEC
28	0.1" Vertical-in-LIne (VIL™)	V	Ceramic	JEDEC
28	Bottom Brazed FlatPack	G	Ceramic	JEDEC

VIL™ is a trademark of Mosaic Semiconductor Inc. (US Patent Des. 316,251) which with Hybrid Memory Products Ltd. is part of the Implex plc group

ISSUE 2.1: AUGUST 1994 MSM832-025/35/45/55/70

Absolute Maximum Ratings (1) Voltage on any pin relative to V_{ss} (2) Power Dissipation P_{T} 1 W Storage Temperature T_{sto} -55 to +150 °C

Notes: (1) Stresses above those listed may cause permanent damage. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width:- 2.5V for less than 10ns.

Recommended Operating Conditions

	•	min	typ	max	
Supply Voltage	V_{cc}	4.5	5.0	5.5	V
Input High Voltage	V _{IH}	2.2	-	V _{cc} +0.3	V
Input Low Voltage	V _{IL}	-0.3	-	8.0	V
Operating Temperature	TA	0	-	70	°C
	TAL	-40	-	85	°C (Suffix I)
	T	-55	-	125	°C (Suffix M, MB)

DC Electrical Characteristics ($V_{cc} = 5.0V\pm10\%$, $T_A=-55^{\circ}C$ to +125°C)

Parameter	Symbol	Test Condition	min	typ	max	Unit
Input Leakage Current	l _u	V _{IN} = 0V to V _{CC}	-	•	2	μА
Output Leakage Current	ILO	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$, $V_{II/O} = GND$ to V_{CC}	-	-	2	μΑ
Operating Supply Current	l _{cc}	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{V}_{\text{IN}} = \text{V}_{\text{IH}} \text{or} \text{V}_{\text{IL}}, \text{I}_{\text{IO}} = 0 \text{mA}$	-	-	100	mA
Average Supply Current	I _{CC1}	$\overline{\text{CS}} = \text{V}_{\text{IL}}, \text{ I}_{\text{VO}} = \text{0mA}, \text{ Min. Cycle, Duty} = 100\%$	-	60	130	mΑ
Standby Supply Current	I _{SB}	$\overline{CS} = V_{IH}$, I/P's static	-	15	30	mA
	l _{SB1}	$\overline{\text{CS}} \ge \text{V}_{\text{cc}}$ -0.2V, 0.2V $\ge \text{V}_{\text{IN}} \ge \text{V}_{\text{cc}}$ -0.2V	•	0.02	2	mA
-L Version	-	As above	-	2	400	μΑ
Output Voltage	V_{OL}	I _{oL} = 8.0mA	-	-	0.4	٧
	V _{OH}	$I_{OH} = -4.0 \text{mA}$	2.4	-	-	٧

Typical values are at V_{cc}=5.0V,T_A=25°C and specified loading.

Capacitance (V_{cc}=5V±10%,T_a=25°C)


Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance:	C _{IN}	V _{IN} = 0V	-	6	pF
I/O Capacitance:	C _{vo}	$V_{vo} = 0V$	-	10	pF

Note: This parameter is sampled and not 100% tested.

AC Test Conditions

Output Load


- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: see diagram
- * V_m=5V±10%




Electrical Characteristics & Recommended AC Operating Conditions

Read Cycle			05		45		55 ·	-7	70	
	Symbol	min	35 max	min	max	min	max	min	max	Unit
Parameter	Symbol			45		55	-	70	-	ns
Read Cycle Time	t _{ric}	35	35	-	45	-	55	-	70	ns
Address Access Time	t _{AA}	-	35 35	_	45	-	55	-	60	ns
Chip Select Access Time	t _{acs}	-	35 15	_	20	-	25	-	30	ns
Output Enable to Output Valid	t _{oe}	-	15	5	_	5	-	5	-	ns
Output Hold from Address Change	t _{oh}	5	-	5	-	5	-	5	-	ns
Chin Selection to Output in Low Zo	CLZ	5	-	0	_	0	-	0	-	ns
Output Enable to Output in Low Zo	OLZ	0	15	0	20	0	25	0	30	ns
Chip Deselection to Output in High Output Disable to Output in High Z	Z ^(c) (CHZ	0 0	15	0	20	0	25	0	30	


Read Cycle 1 Timing Waveform (1)



Read Cycle 2 Timing Waveform (1) (2) (4)



Read Cycle 3 Timing Waveform (1) (3) (4)




Notes: (1) WE is High for Read Cycle.

- (2) Device is continuously selected, CS=V_{IL}.
- (3) Address valid prior to or coincident with CS transition Low.
- (5) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.


ISSUE 2.1 : AUGUST 1994 MSM832-025/35/45/55/70

Write Cycle										
		-	35		-45		55	-70		
Parameter	Symbol	min.	max	min.	max	min.	max	min.	max	Unit
Write Cycle Time	t _{wc}	35	-	45	-	55	-	70	-	ns
Chip Selection to End of Write	t _{cw}	30	-	40	-	40	-	45	-	ns
Address Valid to End of Write	t _{AW}	30	-	40	-	40	-	45	-	ns
Address Setup Time	t _{AS}	0	-	0	-	0	-	0	-	ns
Write Pulse Width	twe	20	-	25	-	25	-	25	-	ns
Write Recovery Time	twe	0	-	0	-	0	-	0	-	ns
Write to Output in High Z ⁽⁹⁾	t _{whz}	0	15	0	20	0	20	0	20	ns
Data to Write Time Overlap	t _{pw}	15	-	20	-	20	-	20	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	t _{ow} *	5	-	5	-	5	-	5	-	ns
Note: tow* is 'guaranteed by de										

Write Cycle 1 Timing Waveform (OE Clock)



Write Cycle 2 Timing Waveform (OE Low Fixed)



AC Write Characteristics Notes

- (1) A write occurs during the overlap (t_{wp}) of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
- (2) t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
- (5) OE is continuously low. (OE=V_{IL})
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If CS is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) WE must be high during all address transitions except when the device is deselected with CS.
- (10) t_{wHZ} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.


(11) tow is 'guaranteed by design' only.

Low V	Data	Retention	Characteristics -	L	Version	Only
-------	------	-----------	-------------------	---	---------	------

Symbol					
<i></i>	Test Condition	min	typ	max	Unit
V _{DR}	CS≥V _{cc} -0.2V	2.0	-	-	٧
	V _{cc} =3.0V, CS ≥ 2.8V				
I _{CCDR1}	T _{OP} =T _A	-	1	50	μΑ
I _{CCDR2}	T _{OP} =T _A		TBA		μΑ
I _{CCDR3}	T _{OP} =T _{AM}	-	-	200	μΑ
o t	See Retention Waveform	0	-	-	ns
t _R	See Retention Waveform	t _{RC} (1)	-	-	ns
	CCDR2 CCDR3 e t _{CDR}	$V_{cc}=3.0V, \overline{CS} \ge 2.8V$ I_{CCDR1} $I_{OP}=T_A$ I_{CCDR2} $I_{OP}=T_{AM}$ e t_{CDR} See Retention Waveform	$V_{cc}=3.0V, \overline{CS} \geq 2.8V$ $ _{CCDR1} T_{OP}=T_{A} -$ $ _{CCDR2} T_{OP}=T_{AI} -$ $ _{CCDR3} T_{OP}=T_{AM} -$ $ _{CDR} See \ Retention \ Waveform 0$	$V_{cc}=3.0\text{V}, \overline{CS} \geq 2.8\text{V}$ $I_{CCDR1} T_{OP}=T_{A} \qquad \qquad - \qquad 1$ $I_{CCDR2} T_{OP}=T_{AI} \qquad \qquad TBA$ $I_{CCDR3} T_{OP}=T_{AM} \qquad \qquad - \qquad -$ e $t_{CDR} \text{See Retention Waveform} 0 -$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Notes (1) t_{sc}=Read Cycle Time


Data Retention Waveform




ISSUE 2.1 : AUGUST 1994

Package Details dimensions in mm (inches)

28 pin 0.6" Dual-in-Line (DIL) - 'S' Package



28 pin 0.3" Dual-In-Line (DIL) - 'T' Package




Tolerance on all dimensions ±0.254 (0.01)


MSM832-025/35/45/55/70 ISSUE 2.1 : AUGUST 1994

Package Details dimensions in mm (inches)

28 pin 0.1" Vertical-in-Line (VIL) - 'V' Package



28 Lead FlatPack - 'G' Package



Tolerance on all dimensions ±0.254 (0.01)


ISSUE 2.1 : AUGUST 1994 MSM832-025/35/45/55/70

Military Screening Procedure

Component Screening Flow for high reliability product is in accordance with Mil-883C method 5004.

MB COMPONENT SCREENING FLOW							
SCREEN	TEST METHOD	LEVEL					
Visual and Mechanical							
Internal visual	2010 Condition B or manufacturers equivalent	100%					
Temperature cycle	1010 Condition C (10 Cycles,-65°C to +150°C)	100%					
Constant acceleration	2001 Condition E (Y, only) (30,000g)	100%					
Pre-Burn-in electrical	Per applicable device specifications at T _A =+25°C	100%					
Burn-in	T _A =+125°C,160hrs minimum.	100%					
Final Electrical Tests	Per applicable Device Specification						
Static (dc)	a) @ T ₄ =+25°C and power supply extremes	100%					
,	b) @ temperature and power supply extremes	100%					
Functional	a) @ T _a =+25°C and power supply extremes	100%					
	b) @ temperature and power supply extremes	100%					
Switching (ac)	a) @ T _A =+25°C and power supply extremes	100%					
5 . ,	b) @ temperature and power supply extremes	100%					
Percent Defective allowable (PDA)	Calculated at post-burn-in at T _A =+25°C	5%					
Hermeticity	1014						
Fine	Condition A	100%					
Gross	Condition C	100%					
External Visual	2009 Per vendor or customer specification	100%					

Ordering Information



The policy of the company is one of continuous development and while the information present is believed to be accurate no liability is assumed for any data contained herewith, and the company reserves the right to make changes without notice at any time

© 1990 This design is the intellectual property of Hybrid Memory Products Ltd.



MEMORY PRODUCTS LIMITED
Elm Road
West Chirton Industrial Estate
North Shields
Tyne & Wear
England
NE29 8SE
Telex 53206
Fax (091) 259 0997
Telephone (091) 258 0690

