

STK14C88

32K x 8 *AutoStore*[™] nvSRAM High Performance CMOS Nonvolatile Static RAM

ADVANCE


FEATURES

- 25ns, 35ns and 45ns SRAM Access Times
- "Hands-off" Store with 100µF Capacitor on Power Down
- Store to EEPROM Initiated by Hardware, Software or AutoStore™ on Power Down
- Recall to SRAM Initiated by Software or Power Restore
- 15mA lcc at 200ns Cycle Time
- Unlimited Recalls from EEPROM to SRAM
- 100,000 Store Cycles to EEPROM
- 10 Year Data Retention in EEPROM
- Single 5V ± 10% Operation
- Commercial and Industrial Temperatures
- 32 Pin SOIC and 32 Pin 300 mil DIP Packages

DESCRIPTION

The Simtek STK14C88 is a fast static RAM with a nonvolatile, electrically-erasable PROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent, nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation) can take place automatically on power down. Transfers from the EEPROM to the SRAM (the RECALL operation) take place automatically on restoration of power. Initiation of STORE and RECALL cycles can also be software controlled by entering specific read sequences. A Hardware STORE may be initiated with a single pin.

MIL-STD-883 device also available (STK14C38-M).



ABSOLUTE MAXIMUM RATINGS^a

Voltage on input relative to V _{SS}	0.5V to (V _{CC} + 0.5V)
Voltage on DQ ₀₋₇ or HSB	0.5V to (V _{CC} + 0.5V)
Temperature under bias	55°C to 125°C
Storage temperature	65°C to 150°C
Power dissipation	1W
DC output current (1 output at a time, 1s of	duration) 15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)^e$

SYMBOL	PARAMETER	COM	IERCIAL	NON	STRIAL		110770
STMBUL	PANAMEICH	MIN	MAX	MIN	MAX	UNITS	NOTES
.°°	Average V _{CC} Current		100 85 70		110 95 85	mA mA mA	l _{AVAV} = 25ns t _{AVAV} = 35ns t _{AVAV} = 45ns
امحار	Average V _{CC} Current Dunng STORE		7	ļ	7	mA	All inputs Don't Care
lcc3p	Average V _{CC} Current at t _{AVAV} = 200ns		15		15	mΑ	$\overline{W} \ge (V_{CC} - 0.2V)$ All others cycling, CMOS levels
lcc4°	Average V _{CAP} Current During AutoStore ^{ns} Cycle		4		4	mА	All Inputs Don't Care
isa1 ^d	Average V _{CC} Current (Standby, Cycling TTL Input Levels)		35 32 30		35 32 30	Am Am	t _{AVAV} = 25ns, Ē ≥ V _{IM} t _{AVAV} = 35ns, Ē ≥ V _{IM} t _{AVAV} = 45ns, Ē ≥ V _{IM}
ISB2 ^d	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)		3		3	Αm	$\vec{E} \ge (V_{CC} - 0.2V)$ All others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
liuk	input Leakage Current		±1		±1	μA	V _{CC} = max V _{tN} = V _{SS} to V _{CC}
lonk	Off-State Output Leskage Current		±1		=1	μΑ	V _{CC} = max V _{IM} = V _{SS} to V _{CC} , Ē or G ≥ V _{IH}
V _{IH}	Input Logic "1" Voltage	2.2	Vcc5	2.2	Vcc - 5	٧	All inputs
VIL	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} ~ .5	0.8	٧	All Inputs
VOH	Output Logic "1" Voltage	24		24		v	lour =-4mA except HSB
Val	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA except HSB
VBL	Logic *0" Voltage on HSB Output		0.4		0.4	٧	I _{OUT} = 3mA
TA	Operating Temperature	0	70	-40	85	•c	

Note b: I_{CC1} and I_{CC3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: I_{CC_i} and I_{CC_d} are the average currents required for the duration of the respective STORE cycles (I_{STORE}). Note d: $E \ge V_{HH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.

Note e: V_{CC} reference levels throughout this datasheet refer to V_{CCX} if that is where the power supply connection is made, or V_{CAP} if V_{CCX} is connected to ground.

AC TEST CONDITIONS

Input pulse levels	0V to 3V
Input use and fall times	≤ 5∩s
Input and output timing reference levels	1.5V
Output load	See Figure 1

CAPACITANCE^f (T_A = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	Input capecitance	5	pF	ΔV = 0 to 3V
Cour	Output capacitance	7	pF	∆V = 0 to 3V

Note f: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

SRAM MEMORY OPERATION


READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$


NO.	SYME	BOLS	20011572	STX14	IC88-25	STK14	C88-35	STK14	IC88-15	
NO.	#1, #2 Alt.		PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	שאוד
1	t€rov	tacs	Chip Enable Access Time	1	25		35		45	ns.
2	tavavg	^t AC	Read Cycle Time	25		35		45		ns
3	tavovh	tan	Address Access Time		25		35		45	ns
4	¿Grov	ζΟE	Output Enable to Data Valid		10		15		20	ns
5	t _{AXOX} h	[‡] ОН	Output Hold after Address Change	5		5		5		ns
6	_f ErOx	ų,	Chip Enable to Output Active	5		5		5		ns
7	¹€HQZ'	ЧZ	Chip Disable to Output Inactive		10		13		15	ns
8	t _{GL} ax	forz	Output Enable to Output Active	0		0		0		ns
9	^t GHOZ ⁱ	tonz	Output Disable to Output Inactive		10		13		15	ns
10	¢€⊓CCH,	l _{PA}	Chip Enable to Power Active	0		0		0		ns ·
33	lEHICCL!	lφs	Chip Disable to Power Standby		25	-	35		45	ns

Note g: \overline{W} and \overline{HSB} must be high during SRAM read cycles. Note h: Device is continuously selected with \overline{E} and \overline{G} both low. Note i: Measured \pm 200mV from steady state output voltage.

READ CYCLE #1: Address Controlled^{g, h}



READ CYCLE #2: E Controlled




WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$


NO.		SYMBOLS		04044575	STK14	C88-25	STX14	C88-35	STX14	IC88-45	
NO.	#1	#2	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	LAVAV	tavav	lwc	Write Cycle Time	25		35		45		ns
13	W LWH	IWLEH	l _W p	Write Pulse Wigth	20		25		30		ns
14	€ LWH	t€LEH	tcw	Chip Enable to End of Write	20		25		30		ns
15	POVWH	toveH	low	Data Set-up to End of Write	10		12		15		ns
16	МНОХ	¢∈нох	ţOH	Data Hold after End of Write	0		0		0		ns
17	tavwh.	^t AVEH	taw	Address Set-up to End of Write	20		25		30		ns
18	tavwl.	tAVEL	tas	Address Set-up to Start of Write	0		0		0		ns
19	\$wHAX	1EHAX	twa	Address Hold after End of Write	0		0		0		ns
20	WLCZ ^{L j}		lwz	Write Enable to Output Disable		10		13		15	ns
21	₩HQX		low	Output Active after End of Write	5		5		5		ns

Note j: If \overline{W} is low when \overline{E} goes low the outputs remain in the high impedance state. Note k: \overline{E} or \overline{W} must be $\geq V_{HH}$ during address transitions. Note I: \overline{HSB} must be high during SRAM Write cycles.

WRITE CYCLE #1: W Controlledk, I



WRITE CYCLE #2: E Controlledk, I



NONVOLATILE MEMORY OPERATION

MODE SELECTION

Ē	W	HS8	A ₁₃ - A ₅ (hex)	MODE	NO	POWER	NOTES
Н	X	Н	X	Not Selected	Output High Z	Standby	
L	н	н	х	Read SRAM	Output Data	Active	p
L	L	н	×	Write SRAM	Input Data	Active	
X	X	L	×	Nonvolatile STORE	Output High Z	/cc2	m
Ł	н	н	0E38 31C7 03E0 3C1F 303F 0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Norwolable STORE	Output Data Output Data Output Data Output Data Output Data Output Data Output High Z	Active	n, o, p
Ĺ	H	н	0E38 31C7 03E0 3C1F 303F 0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Norvolatile RECALL	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	а, о, р

Note m: HSB store operation occurs only if an SRAM write has been done since the last nonvolatile cycle. After the store (if any) completes, the part will go into standby mode inhibiting all operations until HSB rises.

Note n: The six consecutive addresses must be in order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

Note a: While there are 15 addresses on the STK14C88, only the lower 14 are used to control software modes.

Note p: VO state assumes $\overline{G} \leq V_{it}$. Activation of nonvolatile cycles does not depend on the state of \overline{G} .

HARDWARE STORE CYCLE


 $(V_{CC} = 5.0V \pm 10\%)$

NO.	SYM	BOLS	DADAMETED		14C88	UNITS	NOTES
	Standard	Alternate	PARAMETER	MIN	MAX	UNITS	MOTES
22	Чинг	ISTORE	STORE Cycle Duration		10	ms	i, q
23	t _{HLGZ}	OELAY	Time Allowed to Complete SRAM Cycle	1		µ \$	i, q
24	tннах	¹ RECOVER	Hardware Store High to Inmibit Off		600	ns	q, r
25	thuhx		Hardware Store Pulse Wigth	20		ns	
26	these.		Haroware Store Low to Store Busy		300	ns	

Note q: \overline{E} and \overline{G} low and \overline{W} high for output behavior.

Note r. trecover is only applicable after templete.

HARDWARE STORE CYCLE



AutoStore™ / POWER-UP RECALL


 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBOLS		PARAMETER	9	TK14C88		
NO.	Standard	Alternate	PARAMETER	MI	N MA	X UNITS	NOTES
27	IRESTORE		Power Up RECALL Duration		55	0 јиз	\$
28	ISTORE	HLHZ	STORE Cycle Duration		10	ms	q, t
29	lvsaL		Low Voltage Trigger (V _{SWITCH}) to HS8 Low		30) ns	1
30	L OELAY	t _{BLQZ}	Time Allowed to Complete SRAM Cycle	1		ия	q
31	VSWTCH		Low Voltage Trigger Level	4.0	4.5	v	
32	VRESET		Low Voltage Reset Level		3.6	V	1

Note s: LessTORE starts from the time V_{CC} rises above V_{SWITCH}.

Note I: HSB is asserted low for 1µs when V_{CAP} drops through V_{SWITCH}. If an SRAM Write has not taken place since the last nonvolatile cycle, HSB will be released and no STORE will take place.

AutoStore™ / POWER-UP RECALL



SOFTWARE CONTROLLED STORE AND RECALL CYCLES


 $(V_{CC} = 5.0V \pm 10\%)$

	SYMBOLS		MBOLS	STK14	C88-25	\$TK14	C88-35	STX14	C38-45	UNITS	NOTES
NO.	Standard	Alternate	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	0/41.5	10.23
33	[†] AVAV	t _{AC}	STORE RECALL Initiation Cycle Time	25		35		45		ns	q
34	t∈LCZ		End of Sequence to Outputs Inactive		600		600		600	ns	q, u
35	[†] AVEL	†AS	Address Set-up Time	0		0		0		ns	u
36	teleh	tow	Clock Pulse Width	20		25		30		ns	ť
37	1ELAX		Address Hold Time	15		15		15		ns	U
38	PECALL		Recall Duration		20		20		20	گ لز	

Note u: The software sequence is clocked with $\overline{\mathbf{E}}$ controlled reads.

Note v: The six consecutive addresses must be in the order listed in the MODE SELECTION table - (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) for a STORE cycle or (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) for a RECALL cycle. W must be high during all six consecutive cycles.

SOFTWARE CYCLE: E Controlled



DEVICE OPERATION

The STK14C88 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the STORE operation) or from EEPROM to SRAM (the RECALL operation). In this mode SRAM functions are disabled.

NOISE CONSIDERATIONS

The STK14C88 is a high speed memory and so must have a high frequency bypass capacitor of approximately $0.1\mu F$ connected between DUT V_{CAP} and V_{SS} , using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK14C88 performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{W} and \overline{HSB} are high. The address specified on pins A_{0-14} determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ CYCLE #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high, or \overline{W} or \overline{HSB} is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low and \overline{HSB} is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ_{0-7} will be written into the memory if it is valid town before the end of a \overline{W} controlled WRITE or toyeh before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes low.

POWER UP RECALL

During power up, or after any low power condition $(V_{CAP} < V_{RESET})$, an internal recall request will be latched. When V_{CAP} once again exceeds the sense voltage of V_{SWITCH} , a RECALL cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.

SOFTWARE NONVOLATILE STORE

The STK14C88 software STORE cycle is initiated by executing sequential \overline{E} controlled READ cycles from six specific address locations. During the STORE cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no STORE or RECALL will take place.

To initiate the software STORE cycle, the following READ sequence must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	OFCO (hex)	Initiate STORE cycle

The software sequence must be clocked with \overline{E} controlled reads.

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \overline{G} be low for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE NONVOLATILE RECALL

A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle.

the following sequence of $\overline{\mathbf{E}}$ controlled READ operations must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0C63 (hex)	Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. After the tready for READ and WRITE operations. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

AutoStore™ OPERATION

The STK14C88 can be powered in one of three modes.

During normal *AutoStore*TM operation, the STK14C88 will draw current from V_{CCX} to charge a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single STORE operation. After power up, when the voltage on the V_{CAP} pin drops below V_{SWITCH}, the part will automatically disconnect the V_{CAP} pin from V_{CCX} and initiate a STORE operation.

Figure 2 shows the proper connection of capacitors for automatic store operation. A charge storage capacitor having a capacity of at least 100 μ f (\pm 20%) rated at 6V should be provided.

In system power mode (Figure 4) both V_{CCX} and V_{CAP} are connected to the +5V power supply with-


out the 100µF capacitor. In this mode the AutoStore™ function of the STK14C88 will operate on the stored system charge as power goes down. The user must however guarantee that V_{CCX} does not drop below 3.6V during the 10ms store cycle.

If an automatic STORE on power loss is not required, then V_{CCX} can be tied to ground and +5V applied to V_{CAP} (Figure 3). This is the "AutoStoreTM Inhibit" mode in which the AutoStoreTM function is disabled. If the STK14C88 is operated in this configuration, references to V_{CCX} should be changed to V_{CAP} throughout this data sheet. In this mode, STORE operations may be triggered through software control or the HSB pin. It is not permissable to change between these three options "on the fly".

In order to prevent unneeded STORE operations, automatic STOREs as well as those initiated by externally driving HSB low will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation has taken place. An optional pull up resistor is shown connected to HSB. This can be used to signal the system that the AutoStore™ cycle is in progress.

HSB OPERATION

The STK14C88 provides the HSB pin for controlling and acknowledging the STORE operations. The HSB pin is used to request a hardware STORE cycle. When the HSB pin is driven low, the STK14C88 will conditionally initiate a STORE operation after to the SRAM took place since the last STORE or RECALL cycle. The HSB pin acts as an open drain



driver that is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when HSB is driven low or after an AutoStore™ cycle is requested and HSB is pulled low, are given time to complete before the STORE operation is initiated. After HSB goes low, the STK14C88 will continue SRAM operations for toelay. During toelay, multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low it will be allowed a time, toelay, to complete. However, any SRAM WRITE cycles requested after the DUT pulls HSB low will be inhibited.

The HSB pin can be used to synchronize multiple STK14C88s while using a single larger capacitor. To operate in this mode the HSB pin should be connected together to the HSB pins from the other STK14C88s. An external pull up resistor to +5V is required since HSB acts as an open drain pull down. Do not connect this or any other pull-up to the V_{CAP} pin. The V_{CAP} pins from the other STK14C88 parts can be tied together and share a single capacitor. The capacitor size must be scaled by the number of devices connected to it. When any one of the STK14C88s detects a power loss and asserts HSB, the common HSB pin will cause all parts to request a STORE cycle (a STORE will take place in those STK14C88s that have been written since the last nonvolatile cycle).

During any STORE operation, regardless of how it was initiated, the STK14C88 will continue to drive the HSB pin low, releasing it only when the STORE is

complete. Upon completion of the STORE operation the STK14C88 will remain disabled until the HSE pin is brought high.

HARDWARE PROTECT

The STK14C88 offers hardware protection against inadvertent STORE operation during low voltage conditions. When $V_{\text{CAP}} < V_{\text{SWITCH}}$ all externally initiated STORE operations will be inhibited.

AutoStore™ can be completely disabled by tying V_{CCX} to ground and applying +5V to V_{CAP}. This is the AutoStore™ Inhibit mode; STOREs are only initiated by explicit request using either the software sequence or the HSB pin in this mode.

LOW AVERAGE ACTIVE POWER

The STK14C88 will draw significantly less current when it is cycled at times longer than 35ns. Figure 5, below, shows the relationship between I_{CC} and READ cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, $V_{CC} = 5.5V$, 100% duty cycle on chip enable). Figure 6 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled.

The overall average current drawn by the STK14C88 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READ's to WRITE's; 5) the operating temperature; 6) the V_{CC} level and; 7) I/O loading.




Fig. 5 - Icc (max) Reads




Fig. 6 - Icc (Max) Writes

ORDERING INFORMATION

