

CD54HC166/3A

CD54HCT166/3A

Switching Speed (Limits with black dots (•) are tested 100%.)

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_i, t_f = 6 \text{ ns}$)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS $V_{cc} = 5 \text{ V}$	LIMITS								UNITS	
			25°C				-55°C to +125°C					
			HC		HCT		54HC		54HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Clock to Output	t_{PLH} t_{PHL}	2 4.5 6	—	160 32• 27	—	— 40• —	—	240 48• 41	—	— 60• —	ns	
Output Transition Time	t_{TLH} t_{THL}	2 4.5 6	—	75 15 13	—	— 15 —	—	110 22 19	—	— 22 —		
Propagation Delay MR to Output	t_{PHL}	2 4.5 6	—	160 32 27	—	— 40 —	—	240 48 41	—	— 60 —		
Input Capacitance	C_I	—	—	10	—	10	—	10	—	10	pF	

Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

Static	STATIC BURN-IN I			STATIC BURN-IN II		
	OPEN	GROUND	$V_{cc} (6V)$	OPEN	GROUND	$V_{cc} (6V)$
CD54HC/HCT166	13	1-12,14,15	16	13	8	1-7,9-12,14-16
Dynamic	OPEN	GROUND	1/2 $V_{cc} (3V)$	$V_{cc} (6V)$	OSCILLATOR 50 kHz	25 kHz
CD54HC/HCT166	—	2,4,6,8,10,12	13	3,5,9,11, 14-16	7	1

NOTE: Each pin except V_{cc} and Gnd will have a resistor of 2k-47k ohms.

CD54HC173/3A


CD54HCT173/3A

Quad D-Type Flip-Flop, 3-State

The RCA CD54HC173 and CD54HCT173 high-speed three-state quad D-type flip-flops are fabricated with silicon-gate CMOS technology. They possess the low power consumption of standard CMOS integrated circuits, and can operate at speeds comparable to the equivalent low-power Schottky devices. The buffered outputs can drive 15 LSTTL loads. The large output drive capability and three-state feature make these parts ideally suited for interfacing with bus lines in bus-oriented systems.

The four D-type flip-flops operate synchronously from a common clock. The outputs are in the three-state mode when either of the two output disable pins are at the logic "1" level. The input ENABLES allow the flip-flops to remain in their present states without having to disrupt the clock. If either of the two input ENABLES are taken to a logic "1" level, the Q outputs are fed back to the inputs, forcing the flip-flops to remain in the same state. Reset is enabled by taking the MASTER RESET (MR) input to a logic "1" level. The data outputs change state on the positive-going edge of the clock.

The CD54HCT173 logic family is functionally as well as pin compatible with the standard 54LS logic family.



FUNCTIONAL DIAGRAM

Package Specifications

See Section 11, Fig. 11

CD54HC173/3A
CD54HCT173/3A
Static Electrical Characteristics (Limits with black dots (•) are tested 100%) — Bus Type

CHARACTERISTICS		TEST CONDITIONS						LIMITS		UNITS			
		HC/HCT				V _{IN}							
		V _{DD}	V _O	I _O	V _{CC} or GND	V _L or V _{IH}	V _{IL} or V _{IH}						
Output High (Source) Current I _{OH} Min. - TTL Load	25°C	4.5	3.98	—	—	0, 4.5	0, 4.5	-6•	—	mA			
	-55°C	4.5	3.70	—	—	0, 4.5	0, 4.5	-6•	—				
	+125°C	25°C	4.5	0.26	—	—	0, 4.5	0, 4.5	6•				
Output Low (Sink) Current I _{OL} Min. - TTL Load	25°C	4.5	0.26	—	—	0, 4.5	0, 4.5	6•	—				
	-55°C	4.5	0.40	—	—	0, 4.5	0, 4.5	6•	—				
	+125°C	25°C	4.5	—	—	1.35, 3.15	0.8, 2.0	3.98•	—				
High Level Output Voltage V _{OH} - TTL Load	25°C	4.5	—	-6	—	1.35, 3.15	0.8, 2.0	3.70•	—	V			
	-55°C	4.5	—	-6	—	1.35, 3.15	0.8, 2.0	—	0.26•				
	+125°C	25°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	—	0.40•			
Low Level Output Voltage V _{OL} - TTL Load	25°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	—	—				
	-55°C	4.5	—	6	—	1.35, 3.15	0.8, 2.0	—	—				
	+125°C	25°C	6	—	—	6, 0	—	—	—				
Quiescent Device Current I _{CC}	25°C	6	—	—	6, 0	—	—	—	8•	μA			
	-55°C	6	—	—	6, 0	—	—	—	160•				
	+125°C	25°C	6	—	—	6, 0	—	—	—				

HCT INPUT LOADING TABLE

INPUT	UNIT LOAD*
D0-D3	0.15
Ē1 & Ē2	0.15
CP	0.25
MR	0.2
OE1 & OE2	0.5

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.

Switching Speed (Limits with black dots (•) are tested 100%.)
SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_r, t_f = 6 ns)

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMITS								UNITS	
				25°C				-55°C to +125°C					
		V _{CC} V		HC		HCT		54HC		54HCT			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay Clock Output	t _{PLH} t _{PHL}	2	—	200	—	—	—	300	—	—	—	ns	
		4.5	—	40•	—	43•	—	60•	—	65•	—		
		6	—	34	—	—	—	51	—	—	—		
Propagation Delay MR to Output	t _{PHL}	2	—	175	—	—	—	265	—	—	—		
		4.5	—	35•	—	37•	—	53•	—	56•	—		
		6	—	30	—	—	—	45	—	—	—		
Propagation Delay, Output Enable to Q	t _{PLZ} t _{PHZ}	2	—	150	—	—	—	225	—	—	—		
		4.5	—	30•	—	30•	—	45•	—	45•	—		
		6	—	26	—	—	—	38	—	—	—		
Output Transition Time	t _{TUH} t _{THL}	2	—	60	—	—	—	90	—	—	—		
		4.5	—	12	—	12	—	18	—	18	—		
		6	—	10	—	—	—	15	—	—	—		
Input Capacitance	C _I	—	—	10	—	10	—	10	—	10	pF		
3-State Output Capacitance	C _O	—	—	20	—	20	—	20	—	20	pF		

CD54HC173/3A

CD54HC173/3A

Burn-In Test-Circuit Connections

Static	STATIC BURN-IN I			STATIC BURN-IN II		
	OPEN	GROUND	V_{cc} (6V)	OPEN	GROUND	V_{cc} (6V)
CD54HC/HCT173	3-6	1,2,7-15	16	3-6	8	1,2,7,9-16
Dynamic	OPEN	GROUND	1/2 V_{cc} (3V)	V_{cc} (6V)	OSCILLATOR	
CD54HC/HCT173	—	1,2,8-10,15	3-6	16	50 kHz	25 kHz
				7		11-14


NOTE: Each pin except V_{cc} and Gnd will have a resistor of 2k-47k ohms.

CD54HC174/3A CD54HCT174/3A

Hex D-Type Flip-Flop w/RESET

The RCA CD54HC174 and CD54HCT174 are edge-triggered flip-flops which utilize silicon-gate CMOS circuitry to implement D-type flip-flops. They possess low power and speeds comparable to low-power Schottky TTL circuits. The devices contain six master-slave flip-flops with a common clock and common reset. Data on the D input having the specified setup and hold times are transferred to the Q output on the low to high transition of the CLOCK input. The MR input, when low, sets all outputs to a low state.

Each output can drive 10 low-power Schottky TTL equivalent loads. The CD54HCT174 is functionally as well as pin compatible to the 54LS174.



Package Specifications

See Section 11, Fig. 11

FUNCTIONAL DIAGRAM

Static Electrical Characteristics (Limits with black dots (•) are tested 100%)

CHARACTERISTICS	TEST CONDITIONS								UNITS	
	HC/HCT				V _{IN}		LIMITS			
	V _{DD}	V _O	I _O	V _{CC} or GND	HC	HCT	MIN.	MAX.		
Quiescent Device Current I _{CC}	25°C	6	—	—	6, 0	—	—	—	8•	
	-55°C	6	—	—	6, 0	—	—	—	μA	
	+125°C	—	—	—	—	—	—	160•		

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

HCT INPUT LOADING TABLE

INPUT	UNIT LOAD*
CP	0.80
MR	0.55
D	0.15

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 360 μA max. @ 25°C.