SCBS687F - MAY 1997 - REVISED JULY 2001


- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### description


These octal latches are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight latches of the 'LVTH573 devices are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

SN54LVTH573 . . . J OR W PACKAGE SN74LVTH573 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVTH573 . . . FK PACKAGE (TOP VIEW)



A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.



testing of all parameters.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS687F - MAY 1997 - REVISED JULY 2001

#### **GQN PACKAGE** (TOP VIEW) 0000В С 0000D $\circ \circ \circ$ 0000 Ε

#### terminal assignments

|   | 1   | 2  | 3   | 4  |
|---|-----|----|-----|----|
| Α | 1D  | OE | Vcc | 1Q |
| В | 3D  | 3Q | 2D  | 2Q |
| С | 5D  | 4D | 5Q  | 4Q |
| D | 7D  | 7Q | 6D  | 6Q |
| Ε | GND | 8D | LE  | 8Q |

#### ORDERING INFORMATION


| TA             | PACKA                     | GE†           | ORDERABLE<br>PART NUMBER | TOP-SIDE MARKING |  |  |
|----------------|---------------------------|---------------|--------------------------|------------------|--|--|
|                | SOIC - DW                 | Tube          | SN74LVTH573DW            | LVTH573          |  |  |
|                | 301C = DVV                | Tape and reel | SN74LVTH573DWR           | LV 111373        |  |  |
| –40°C to 85°C  | SSOP – DB Tape and reel   |               | SN74LVTH573DBR           | LXH573           |  |  |
|                | TSSOP – PW                | Tape and reel | SN74LVTH573PWR           | LXH573           |  |  |
|                | VFBGA – GQN Tape and reel |               | SN74LVTH573GQNR          | LXH573           |  |  |
|                | CDIP – J                  | Tube          | SNJ54LVTH573J            | SNJ54LVTH573J    |  |  |
| -55°C to 125°C | CFP – W Tube              |               | SNJ54LVTH573W            | SNJ54LVTH573W    |  |  |
|                | LCCC – FK Tube            |               | SNJ54LVTH573FK           | SNJ54LVTH573FK   |  |  |

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **FUNCTION TABLE** (each latch)

|    | INPUTS | OUTPUT |       |
|----|--------|--------|-------|
| OE | LE     | D      | Q     |
| L  | Н      | Н      | Н     |
| L  | Н      | L      | L     |
| L  | L      | Χ      | $Q_0$ |
| Н  | Χ      | Χ      | Z     |

#### logic diagram (positive logic)



Pin numbers shown are for the DB, DW, FK, J, PW, and W packages.



SCBS687F - MAY 1997 - REVISED JULY 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V <sub>CC</sub>  |   |
|--|---|
| Voltage range applied to any output in the high-impedance                          |   |
| or power-off state, V <sub>O</sub> (see Note 1)                                    | –0.5 V to 7 V                                   |
| Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1) | $\cdot \cdot -0.5$ V to V <sub>CC</sub> + 0.5 V |
| Current into any output in the low state, IO: SN54LVTH573                          | 96 mA   |
| SN74LVTH573  |   |
| Current into any output in the high state, IO (see Note 2): SN54LVTH573            | 48 mA   |
| SN74LVTH573  | 64 mA   |
| Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)                          | –50 mA  |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ )                                       | –50 mA  |
| Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package                |   |
| DW package   |   |
| GQN package  |   |
| PW package   |   |
| Storage temperature range, T <sub>Stg</sub>  |   |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4)

|                     |                                    |                 | SN54LV | TH573 | SN74LV | TH573 | UNIT |
|---------------------|------------------------------------|-----------------|--------|-------|--------|-------|------|
|                     |                                    |                 | MIN    | MAX   | MIN    | MAX   | UNIT |
| Vcc                 | Supply voltage                     |                 | 2.7    | 3.6   | 2.7    | 3.6   | V    |
| VIH                 | High-level input voltage           |                 | 2      |       | 2      |       | V    |
| V <sub>IL</sub>     | Low-level input voltage            |                 | 0.8    |       | 0.8    | V     |      |
| VI                  | Input voltage                      |                 | 5.5    |       | 5.5    | V     |      |
| loн                 | High-level output current          |                 |        | -24   |        | -32   | mA   |
| lOL                 | Low-level output current           |                 |        | 48    |        | 64    | mA   |
| Δt/Δν               | Input transition rise or fall rate | Outputs enabled |        | 10    |        | 10    | ns/V |
| Δt/ΔV <sub>CC</sub> | Power-up ramp rate                 |                 | 200    |       | 200    |       | μs/V |
| T <sub>A</sub>      | Operating free-air temperature     | -55             | 125    | -40   | 85     | °C    |      |

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCBS687F - MAY 1997 - REVISED JULY 2001

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| D4.5                 | AMETER         | TEOT 04   | ONDITIONS                     | SN                 | 54LVTH5          | 73         | SN                  | 74LVTH5          | 73         |      |  |  |  |  |
|----------------------|----------------|---|-------------------------------|--------------------|------------------|------------|---------------------|------------------|------------|------|--|--|--|--|
| PAR                  | RAMETER        | lesi co   | ONDITIONS                     | MIN                | TYP <sup>†</sup> | MAX        | MIN                 | TYP <sup>†</sup> | MAX        | UNIT |  |  |  |  |
| VIK                  |                | $V_{CC} = 2.7 \text{ V},$   | I <sub>I</sub> = -18 mA       |                    |                  | -1.2       |                     |                  | -1.2       | V    |  |  |  |  |
|                      |                | $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$   | I <sub>OH</sub> = -100 μA     | V <sub>CC</sub> -0 | .2               |            | V <sub>CC</sub> -0. | 2                |            | V    |  |  |  |  |
| \/~··                |                | $V_{CC} = 2.7 \text{ V},$   | I <sub>OH</sub> = -8 mA       | 2.4                |                  |            | 2.4                 |                  |            |      |  |  |  |  |
| VOH                  |                | V <sub>CC</sub> = 3 V   | $I_{OH} = -24 \text{ mA}$     | 2                  |                  |            |                     |                  |            | V    |  |  |  |  |
|                      |                | VCC = 3 V   | $I_{OH} = -32 \text{ mA}$     |                    |                  |            | 2                   |                  |            |      |  |  |  |  |
|                      |                | V <sub>CC</sub> = 2.7 V   | I <sub>OL</sub> = 100 μA      |                    |                  | 0.2        |                     |                  | 0.2        |      |  |  |  |  |
|                      |                | VCC = 2.7 V   | I <sub>OL</sub> = 24 mA       |                    |                  | 0.5        |                     |                  | 0.5        |      |  |  |  |  |
| VOL                  |                |   | I <sub>OL</sub> = 16 mA       |                    |                  | 0.4        |                     |                  | 0.4        | V    |  |  |  |  |
| VOL                  |                | V <sub>CC</sub> = 3 V   | $I_{OL} = 32 \text{ mA}$      |                    |                  | 0.5        |                     |                  | 0.5        | V    |  |  |  |  |
|                      |                | VCC = 3 V   | $I_{OL} = 48 \text{ mA}$      |                    |                  | 0.55       |                     |                  |            | 1    |  |  |  |  |
|                      | -              |   | $I_{OL} = 64 \text{ mA}$      |                    |                  |            |                     |                  | 0.55       | .    |  |  |  |  |
|                      |                | $V_{CC} = 0 \text{ or } 3.6 \text{ V},$   | V <sub>I</sub> = 5.5 V        |                    |                  | 10         |                     |                  | 10         |      |  |  |  |  |
| f <sub>l</sub>       | Control inputs | $V_{CC} = 3.6 \text{ V},$   | $V_I = V_{CC}$ or GND         | ±1                 |                  |            | ±1                  |                  | μА         |      |  |  |  |  |
| "                    | Data inputs    | V <sub>CC</sub> = 3.6 V   | $\Lambda^{I} = \Lambda^{CC}$  |                    | 1                |            |                     |                  | 1          | μ.   |  |  |  |  |
|                      |                |   | V <sub>I</sub> = 0            |                    |                  | <b>-</b> 5 |                     |                  | <b>-</b> 5 |      |  |  |  |  |
| l <sub>off</sub>     |                | $V_{CC} = 0$ ,  | $V_I$ or $V_O = 0$ to 4.5 $V$ |                    |                  |            |                     |                  | ±100       | μΑ   |  |  |  |  |
|                      |                | V <sub>CC</sub> = 3 V   | V <sub>I</sub> = 0.8 V        | 75                 |                  |            | 75                  |                  |            |      |  |  |  |  |
| l <sub>l(hold)</sub> | Data inputs    | VCC = 3 V   | V <sub>I</sub> = 2 V          | -75                | <b>-</b> 75      |            | <del>-</del> 75     |                  |            | μΑ   |  |  |  |  |
|                      |                | $V_{CC} = 3.6 V^{\ddagger}$ ,   | V <sub>I</sub> = 0 to 3.6 V   |                    |                  |            |                     |                  | ±500       |      |  |  |  |  |
| lozh                 |                | $V_{CC} = 3.6 \text{ V},$   | VO = 3 V                      |                    |                  | 5          |                     |                  | 5          | μΑ   |  |  |  |  |
| lozL                 |                | $V_{CC} = 3.6 \text{ V},$   | V <sub>O</sub> = 0.5 V        |                    |                  | <b>-</b> 5 |                     |                  | <b>-</b> 5 | μΑ   |  |  |  |  |
| lozpu                |                | $\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$   | 0.5 V to 3 V,                 |                    |                  | ±100*      |                     |                  | ±100       | μА   |  |  |  |  |
| IOZPD                |                | $\frac{V_{CC}}{OE}$ = 1.5 V to 0, $V_{O}$ = $\frac{V_{CC}}{OE}$ = don't care            | 0.5 V to 3 V,                 |                    |                  | ±100*      |                     |                  | ±100       | μΑ   |  |  |  |  |
|                      |                | V <sub>CC</sub> = 3.6 V,  | Outputs high                  |                    |                  | 0.19       |                     |                  | 0.19       |      |  |  |  |  |
| Icc                  |                | $I_{O} = 0$ ,   | Outputs low                   |                    |                  | 5          | 5                   |                  | mA         |      |  |  |  |  |
|                      |                | $V_I = V_{CC}$ or GND   | Outputs disabled              |                    | 0.19             |            | 0.19                |                  |            |      |  |  |  |  |
| ΔlCC§                |                | $V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND |                               |                    |                  | 0.2        |                     |                  | 0.2        | mA   |  |  |  |  |
| Ci                   |                | V <sub>I</sub> = 3 V or 0   |                               |                    | 3                |            |                     | 3                |            | pF   |  |  |  |  |
| Co                   |                | V <sub>O</sub> = 3 V or 0   |                               |                    | 7                |            |                     | 7                |            | pF   |  |  |  |  |

<sup>\*</sup>On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS687F - MAY 1997 - REVISED JULY 2001

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|                 |                                       |     | SN54L\       | /TH573                  |     | SN74LVTH573                        |     |                         |     |      |
|-----------------|---------------------------------------|-----|--------------|-------------------------|-----|------------------------------------|-----|-------------------------|-----|------|
|                 |                                       |     | 3.3 V<br>3 V | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | V <sub>CC</sub> = 2.7 V |     | UNIT |
|                 |                                       | MIN | MAX          | MIN                     | MAX | MIN                                | MAX | MIN                     | MAX |      |
| t <sub>W</sub>  | Pulse duration, LE high               | 3   |              | 3                       |     | 3                                  |     | 3                       |     | ns   |
| t <sub>su</sub> | Setup time, data before LE↓           | 0.7 |              | 0.6                     |     | 0.7                                |     | 0.6                     |     | ns   |
| th              | Hold time, data after LE $\downarrow$ | 1.5 |              | 1.7                     |     | 1.5                                |     | 1.7                     |     | ns   |


### switching characteristics over recommended free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

|                  |                 |                | SN54LVTH573 |                                    |     |                         | SN74LVTH573 |                              |     |     |                         |     |
|------------------|-----------------|----------------|-------------|------------------------------------|-----|-------------------------|-------------|------------------------------|-----|-----|-------------------------|-----|
| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) |             | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     | V <sub>CC</sub> = 2.7 V |             | $V_{CC}$ = 3.3 V $\pm$ 0.3 V |     |     | V <sub>CC</sub> = 2.7 V |     |
|                  |                 |                | MIN         | MAX                                | MIN | MAX                     | MIN         | TYP†                         | MAX | MIN | MAX                     |     |
| t <sub>PLH</sub> | D               | Q              | 1.4         | 4.1                                |     | 4.7                     | 1.5         | 2.6                          | 3.9 |     | 4.5                     | ns  |
| t <sub>PHL</sub> | U               | Q              | 1.4         | 4.5                                |     | 4.8                     | 1.5         | 2.9                          | 3.9 |     | 4.5                     | 115 |
| <sup>t</sup> PLH | LE              | Q              | 1           | 4.4                                |     | 5.4                     | 1.9         | 2.9                          | 4.2 |     | 4.9                     | ns  |
| <sup>t</sup> PHL | LL              |                | 1.4         | 4.4                                |     | 5.1                     | 1.9         | 2.9                          | 4.2 |     | 4.9                     | 115 |
| <sup>t</sup> PZH | ŌĒ              | Q              | 1.4         | 5.2                                |     | 6.2                     | 1.5         | 3.2                          | 5.1 |     | 5.9                     | ns  |
| t <sub>PZL</sub> | OE .            | Q              | 1.4         | 5.2                                |     | 6.2                     | 1.5         | 3.9                          | 5.1 |     | 5.9                     | 115 |
| <sup>t</sup> PHZ | ŌĒ              | Q              | 1.2         | 5.4                                |     | 5.7                     | 2           | 3.5                          | 4.9 |     | 5.5                     | ns  |
| t <sub>PLZ</sub> | )E              | ά              | 1           | 5.2                                |     | 5.2                     | 2           | 3.2                          | 4.6 |     | 4.9                     | 110 |

 $<sup>\</sup>dagger$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{f} \leq$  2.5 ns,  $t_{f} \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Home | Company Info | Employment | TI Global | Contact Us | Site Map

PRODUCTS ► APPLICATIONS ► SUPPORT ► TI&ME >

• Advanced Search

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | SAMPLES APPLICATION NOTES | RELATED DOCUMENTS | MODELS

PRODUCT SUPPORT: TRAINING

#### SN74LVTH573, 3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs

DEVICE STATUS: ACTIVE

| PARAMETER NAME    | <u>SN54LVTH573</u> | SN74LVTH573 |
|-------------------|--------------------|-------------|
| Voltage Nodes (V) | 3.3, 2.7           | 3.3, 2.7    |
| Vcc range (V)     | 2.7 to 3.6         |             |
| Output Drive (mA) | -24/48             |             |
| Static Current    | 5 mA               |             |
| th (ns)           | 1.5                |             |
| tpd max (ns)      | 4.5                |             |
| tsu (ns)          | 0.7                |             |

▲Back to Top

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)

$$< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$$

- I off and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - o 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

DESCRIPTION

▲Back to Top

These octal latches are designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight latches of the 'LVTH573 devices are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE\) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V<sub>CC</sub> is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE\ should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

#### TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

▲Back to Top

Full datasheet in Acrobat PDF: sn74lvth573.pdf (102 KB,Rev.F) (Updated: 07/26/2001)

APPLICATION NOTES

Back to Top

View Application Notes for Digital Logic

- 16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B) (SZZA029B Updated: 05/22/2002)
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- LVT Family Characteristics (Rev. A) (SCEA002A Updated: 03/01/1998)
- LVT-to-LVTH Conversion (SCEA010 Updated: 12/08/1998)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Low Voltage Logic Families (Rev. A) (SCVAE01A Updated: 06/01/1998)
- Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices (SZZA033 Updated: 05/10/2002)
- Quad Flatpack No-Lead Logic Packages (Rev. A) (SCBA017A Updated: 09/10/2002)
- Understanding Advanced Bus-Interface Products Design Guide (SCAA029, 253 KB Updated: 05/01/1996)

#### RELATED DOCUMENTS

▲Back to Top

View Related Documentation for Digital Logic

- Advanced Bus Interface Logic Selection Guide (SCYT126, 453 KB Updated: 01/09/2001)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Low Voltage Solutions (SGYN139, 103 KB Updated: 04/04/2001)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

| SAMPLES          | ▲Back to Top                           |             |           |               |                             |                 |  |  |  |  |  |  |
|------------------|--|-------------|-----------|---------------|-----------------------------|-----------------|--|--|--|--|--|--|
| ORDERABLE DEVICE | <u>PACKAGE</u><br><u>INDUSTRY (TI)</u> | <u>PINS</u> | TEMP (°C) | <u>STATUS</u> | PRODUCT CONTENT             | SAMPLES         |  |  |  |  |  |  |
| SN74LVTH573DBR   | <u>SSOP</u><br>(DB)                    | 20          | -40 TO 85 | ACTIVE        | <u>View Product Content</u> | Request Samples |  |  |  |  |  |  |
| SN74LVTH573DW    | SOP<br>(DW)                            | 20          | -40 TO 85 | ACTIVE        | <u>View Product Content</u> | Request Samples |  |  |  |  |  |  |
| SN74LVTH573GQNR  | <u>VFBGA</u><br>(GQN)                  | 20          |           | ACTIVE        | <u>View Product Content</u> | Request Samples |  |  |  |  |  |  |
| SN74LVTH573NSR   | <u>SOP</u><br>(NS)                     | 20          |           | ACTIVE        | <u>View Product Content</u> | Request Samples |  |  |  |  |  |  |
| SN74LVTH573PWR   | TSSOP<br>(PW)                          | 20          | -40 TO 85 | ACTIVE        | <u>View Product Content</u> | Request Samples |  |  |  |  |  |  |

| DEVICE INFORMAT     | TION          |   |           |                    |                              |                    |             | INVENTORY STAT<br>00 PM GMT, 26 S |               |                               | D DISTRIBUTOR INV<br>3:00 PM GMT, 26 Se <sub>l</sub> |          |
|---------------------|---------------|---|-----------|--------------------|------------------------------|--------------------|-------------|-----------------------------------|---------------|-------------------------------|--|----------|
| ORDERABLE<br>DEVICE | <u>STATUS</u> | PACKAGE<br>TYPE PINS                        | TEMP (°C) | PRODUCT<br>CONTENT | BUDGETARY PRICING QTY   \$US | STD<br>PACK<br>QTY | IN STOCK    | IN PROGRESS<br>QTY DATE           | LEAD TIME     | DISTRIBUTOR<br>COMPANY REGION | IN STOCK   | PURCHASE |
| SN74LVTH573DBLE     | OBSOLETE      | $\frac{\text{SSOP}}{\text{(DB)}}$   20      | -40 TO 85 | View Contents      | 1KU                          |                    | <u>N/A*</u> |                                   | Not Available |                               |  |          |
| SN74LVTH573DBR      | ACTIVE        | SSOP   20                                   | -40 TO 85 | View Contents      | 1KU   0.43                   | 2000               | <u>N/A*</u> | 156   30<br>Sep                   | 4 WKS         |                               |  |          |
|                     |               |   |           |                    |                              |                    |             | 2000   03 Oct                     |               |                               |  |          |
|                     |               |   |           |                    |                              |                    |             | >10k   14 Oct                     |               |                               |  |          |
| SN74LVTH573DW       | ACTIVE        | <u>SOP</u>   20                             | -40 TO 85 | View Contents      | 1KU   0.43                   | 25                 | <u>N/A*</u> | 9675   19<br>Sep                  | 4 WKS         | <u>DigiKey</u>   AMERICA      | 865  | BUY NOW  |
|                     |               |   |           |                    |                              |                    |             | >10k   11 Oct                     |               | Avnet   AMERICA               | 700  | BUY NOW  |
|                     |               |   |           |                    |                              |                    |             | >10k   18 Oct                     |               |                               |  |          |
| SN74LVTH573DWR      | ACTIVE        | <u>SOP</u><br>( <u>DW)</u>   20             | -40 TO 85 | View Contents      | 1KU   0.43                   | 2000               | <u>N/A*</u> | 1821   20<br>Sep                  | 4 WKS         |                               |  |          |
|                     |               |   |           |                    |                              |                    |             | >10k   11 Oct                     |               |                               |  |          |
|                     |               |   |           |                    |                              |                    |             | >10k   18 Oct                     |               |                               |  |          |
| SN74LVTH573GQNR     | ACTIVE        | $\frac{\text{VFBGA}}{\text{(GQN)}} \mid 20$ |           | View Contents      | 1KU   0.48                   | 1000               | 2000        |                                   | 4 WKS         | Avnet   AMERICA               | 1k   | BUY NOW  |
| SN74LVTH573NSR      | ACTIVE        | SOP (NS)   20                               |           | View Contents      | 1KU   0.63                   | 2000               | <u>N/A*</u> | 480   23<br>Sep                   | 4 WKS         |                               |  |          |
|                     |               |   |           |                    |                              |                    |             | >10k   14 Oct                     |               |                               |  |          |
|                     |               |   |           |                    |                              |                    |             | >10k   21 Oct                     |               |                               |  |          |
| SN74LVTH573PWLE     | OBSOLETE      | $\frac{\text{TSSOP}}{\text{(PW)}} \mid 20$  | -40 TO 85 | View Contents      | 1KU                          |                    | <u>N/A*</u> |                                   | Not Available |                               |  |          |
| SN74LVTH573PWR      | ACTIVE        | TSSOP   20                                  | -40 TO 85 | View Contents      | 1KU   0.43                   | 2000               | <u>N/A*</u> | >10k   10 Oct                     | 4 WKS         |                               |  |          |

▲Back to Top

• IBIS Model of SN74LVTH573 (SCBM067, 118 KB - Updated: 03/26/2002) IBIS Model of SN74LVTH573 (SCBM067, 21 KB, ZIP - Updated: 03/26/2002)

Table Data Updated on: 9/26/2002

MODELS

#### **Products** | **Applications** | **Support** | **TI&ME**

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

Trademarks | Privacy Policy | Terms of Use