

54F/74F109

Dual JK Positive Edge-Triggered Flip-Flop

Description


The 'F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to 'F74 data sheet) by connecting the J and K inputs.

Asynchronous Inputs;


- LOW input to \bar{S}_D sets Q to HIGH level
- LOW input to \bar{C}_D sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on \bar{C}_D and \bar{S}_D makes both Q and \bar{Q} HIGH

Ordering Code: See Section 5


Logic Symbol



Connection Diagrams



Pin Assignment for DIP and SOIC



Pin Assignment for LCC and PCC

4

Input Loading/Fan-Out: See Section 3 for U.L. definitions


Pin Names	Description	54F/74F(U.L.) HIGH/LOW
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	0.5/0.375
CP ₁ , CP ₂	Clock Pulse Inputs (Active Rising Edge)	0.5/0.375
\bar{C}_D1 , \bar{C}_D2	Direct Clear Inputs (Active LOW)	0.5/1.125
\bar{S}_D1 , \bar{S}_D2	Direct Set Inputs (Active LOW)	0.5/1.125
Q ₁ , Q ₂ , \bar{Q}_1 , \bar{Q}_2	Outputs	25/12.5

Truth Table

Inputs		Outputs	
@ t _n		@ t _{n+1}	
J	K	Q	\bar{Q}
L	H	No Change	
L	L	L	H
H	H	H	L
H	L	Toggles	

H = HIGH Voltage Level
 L = LOW Voltage Level
 t_n = Bit Time before Clock Pulse
 t_{n+1} = Bit Time after Clock Pulse

Logic Diagram (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	54F/74F			Units	Conditions
		Min	Typ	Max		
I_{CC}	Power Supply Current		11.7	17.0	mA	$V_{CC} = \text{Max}, V_{CP} = 0 \text{ V}$

AC Characteristics: See Section 3 for waveforms and load configurations

Symbol	Parameter	54F/74F			54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$			$T_A, V_{CC} =$ Mil $C_L = 50\text{ pF}$		$T_A, V_{CC} =$ Com $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max	Min	Max		
f_{max}	Maximum Clock Frequency	100	125		70		90	MHz	3-1	
t_{PLH} t_{PHL}	Propagation Delay CP_n to Q_n or \bar{Q}_n	3.8	5.3	7.0	3.8	9.0	3.8	8.0	ns	3-1 3-7
t_{PLH} t_{PHL}	Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Q_n or \bar{Q}_n	3.2	5.2	7.0	3.2	9.0	3.2	8.0	ns	3-1 3-9

4

AC Operating Requirements: See Section 3 for waveforms

Symbol	Parameter	54F/74F			54F		74F		Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$			$T_A, V_{CC} =$ Mil		$T_A, V_{CC} =$ Com			
		Min	Typ	Max	Min	Max	Min	Max		
$t_{s(H)}$ $t_{s(L)}$	Setup Time, HIGH or LOW J_n or \bar{K}_n to CP_n	3.0			3.0		3.0		ns	3-5
$t_h(H)$ $t_h(L)$	Hold Time, HIGH or LOW J_n or \bar{K}_n to CP_n	1.0			1.0		1.0			
$t_w(H)$ $t_w(L)$	CP_n Pulse Width HIGH or LOW	4.0			4.0		4.0		ns	3-7
$t_w(L)$	\bar{C}_{Dn} or \bar{S}_{Dn} Pulse Width, LOW	4.0			4.0		4.0		ns	3-9
t_{rec}	Recovery Time C_{Dn} or S_{Dn} to CP	2.0			2.0		2.0		ns	3-11