

DM74ALS646/74ALS646-1 Octal TRI-STATE® Bus Transceiver and Register

General Description

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provides this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ALS646-1 version features the same performance as the standard version with the addition of increased current drive capability to meet the current requirement of various bus architectures. For all ALS-1 products, the recommended maximum I_{OL} is increased to 48 mA.

The registers in the 'ALS646 are edge-triggered D-type flipflops. On the positive transition of the clock (CAB or CBA), the input bus data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data, and a high level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between store and real-time data.

The enable \overline{G} and direction control pins provide four modes of operation: real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internally stored data transfer to bus A or B.

When the enable \overline{G} pin is low, the direction pin selects which bus receives data. When the enable G pin is high, both buses become disabled yet their input function is still enabled.

Features

- Maximum I_{OL} increased to 48 mA for 'ALS646-1 product
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer outputs drive bus lines directly
- Multiplexed real-time and stored data
- Independent registers for A and B buses

Connection Diagram

CAB —	1	24	— V _C
SAB —	2	23	— СВ
DIR	3	22	— SВ.
A1 —	4	21	−ē
A2	5	20	— B1
A3	6	19	— В2
A4	7	18	 83
A5	8	17	— B4
A6 —	9	16	— 85
A7 —	10	15	— в6
A8 —	11	14	— в7
GND -	12	13	— вв

TL/F/9172-1

Order Number DM74ALS646WM, 74ALS646-1WM, DM74ALS646NT or 74ALS646-1NT See NS Package Number M24B or N24C

Absolute Maximum Ratings

Supply Voltage 7V Input Voltage 7V Input Voltage 7V Input Voltage 7V I/O Ports 7V 5.5V Operating Free-Air Temperature Range $0^{\circ}\text{C to} + 70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to} + 150^{\circ}\text{C}$ Typical θ_{JA}

where $\theta_{\rm JA}$ N Package 44.5°C/W M Package 80.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74ALS646/ 74ALS646-1			Units		
					Max	<u> </u>	
V _{CC}	Supply Voltage	4.5	5	5.5	٧		
V _{IH}	High Level Input Voltage		2			V	
VIL	Low Level Input Voltage				0.8	V	
Іон	High Level Output Current				-15	mA	
l _{OL}	Low Level Output Current	ALS646			24	mA	
		ALS646-1			48	liiA	
fclk	Clock Frequency		0		40	MHz	
t _W	Pulse Duration, Clocks Low or	12.5			ns		
t _{SU}	Data Setup Time, A before CAB or B before CBA		10↑			ns	
t _H	Data Hold Time, A after CAB or	0↑			ns		
TA	Free Air Operating Temperatur	0		70	°C		

With reference to the low to high transition of the respective clock.

Electrical Characteristics over recommended free air temperature range

Symbol	Parameter	Test Conditions		Min	Тур	Max	Units	
V _{IC}	Input Clamp Voltage	V _{CC} = Min, I _I = -18 mA				-1.2	٧	
V _{OH}	High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V \qquad I_{OH} = -0.4 \text{ mA}$		V _{CC} - 2				
	Voltage	V _{CC} = Min	$I_{OH} = -3 \text{ mA}$	2.4	3.2		V	
			I _{OH} = Max	2				
v_{OL}	Low Level Output V _{CC}	V _{CC} = Min	I _{OL} = 12 mA		0.25	0.4	v	
	Voltage		I _{OL} = 24 mA		0.35	0.5		
			I _{OL} = 48 mA		0.35	0.5		
Input Current at M Input Voltage	Input Current at Maximum	V _{CC} = Max	I/O Ports, V _I = 5.5V			100	μА	
	Input Voltage		Control Inputs, V _I = 7V			100	1 4	
liн	High Level Input Current	V _{CC} = Max, V _I = 2.7V (Note 1)				20	μΑ	
I _{IL} Low Level Input Current		V _{CC} = Max,	Control Inputs			-200		
		V _I = 0.4V, (Note 1)	I/O Ports	_		-200	μΑ	
lo	Output Drive Current	$V_{CC} = Max, V_O = 2.$	25V	-30	Ü	-112	mA	
lcc	Supply Current	V _{CC} = Max	Outputs High		47	76		
			Outputs Low		55	88	mA	
			Outputs Disabled		55	88		

Note 1: For I/O ports the TRI-STATE output currents (IOZH and IOZL) are included in the IIH and IIL parameters.

Z

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From (Input)	DM74ALS646/ 74ALS646-1		Units
			To (Output)	Min	Max	
tpLH	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_L = 50 \text{ pF},$	CBA or CAB to A or B	10	30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_1 = R_2 = 500\Omega,$ $T_A = Min to Max$	CBA or CAB to A or B	5	17	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		A or B to B or A	5	20	ns
^t PHL	Propagation Delay Time High to Low Level Output		A or B to B or A	3	12	ns
^t PLH	Propagation Delay Time Low to High Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	12	35	ns
^t PHL	Propagation Delay Time High to Low Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	5	20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	6	25	ns
[†] PHL	Propagation Delay Time High to Low Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	5	20	ns
^t PZH	Output Enable Time to High Level Output		ব to A or B	3	17	ns
t _{PZL}	Output Enable Time to Low Level Output		G to A or B	5	20	ns
t _{PHZ}	Output Disable Time from High Level Output		Ğ to A or B	1	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		G to A or B	2	16	ns
t _{PZH}	Output Enable Time to High Level Output		DIR to A or B	6	30	ns
t _{PZL}	Output Enable Time to Low Level Output		DIR to A or B	5	25	ns
t _{PHZ}	Output Disable Time from High Level Output		DIR to A or B	1	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		DIR to A or B	2	16	ns

Note 1: See Section 5 for test waveforms and output load.

Note 2: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.


Function Table

Inputs Dat			Data I/O	(Note 1)	Operation or Function			
Ğ	DIR	CAB	CBA	SAB	SBA	A1 thru A8	B1 thru B8	Operation of Function
Х	х	↑	×	×	х	Input	Not Specified	Store A, B Unspecified
Х	х	х	1	X	x	Not Specified	Input	Store B, A Unspecified
н	Х	1	1	Х	Х	Input	Input	Store A and B Data
Н	×	H/L	H/L	x	х	Input	Input	Isolation, Hold Storage
L	L	х	х	х	L	Output	Input	Real-Time B Data to a Bus
L	L	х	H/L	Х	Н	Output	Input	Stored B Data to a Bus
L	н	X	Х	L	Х	Input	Output	Real-Time A Data to B Bus
L	Н	H/L	Х	н	Х	Input	Output	Stored A Data to B Bus

Note 1: The data output functions may be enabled or disabled by various signals at the \overline{G} and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

H = High Logic Level, L = Low Logic Level, X = Don't Care (Either Low or High Logic Levels including transitions), H/L = Either Low or High Logic Level excluding transitions, ↑ = Positive going edge of pulse.

Logic Diagram



TL/F/9172-2