

## MM54HC173/MM74HC173 TRI-STATE® Quad D Flip-Flop

### General Description

The MM54HC173/MM74HC173 is a high speed TRI-STATE QUAD D TYPE FLIP-FLOP that utilizes advanced silicon-gate CMOS technology. It possesses the low power consumption and high noise immunity of standard CMOS integrated circuits, and can operate at speeds comparable to the equivalent low power Schottky device. The outputs are buffered, allowing this circuit to drive 15 LS-TTL loads. The large output drive capability and TRI-STATE feature make this part ideally suited for interfacing with bus lines in a bus oriented system.

The four D TYPE FLIP-FLOPS operate synchronously from a common clock. The TRI-STATE outputs allow the device to be used in bus organized systems. The outputs are placed in the TRI-STATE mode when either of the two output disable pins are in the logic "1" level. The input disable allows the flip-flops to remain in their present states without having to disrupt the clock. If either of the 2 input disables are taken to a logic "1" level, the Q outputs are fed back to


the inputs, forcing the flip flops to remain in the same state. Clearing is enabled by taking the CLEAR input to a logic "1" level. The data outputs change state on the positive going edge of the clock.

The 54HC/74HC logic family is functionally as well as pin-out compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V<sub>CC</sub> and ground.

### Features

- Typical propagation delay: 18 ns
- Wide operating supply voltage range: 2–6V
- TRI-STATE outputs
- Low input current: 1  $\mu$ A maximum
- Low quiescent supply current: 80  $\mu$ A maximum (74HC)
- High output drive current: 6 mA minimum

### Connection Diagram



TL/F/5317-1

### Truth Table

Clear	Clock	Data Enable		Data	Output Q
		G1	G2		
H	X	X	X	X	L
L	L	X	X	X	Q <sub>0</sub>
L	↑	H	X	X	Q <sub>0</sub>
L	↑	X	H	X	Q <sub>0</sub>
L	↑	L	L	L	L
L	↑	L	L	H	H

When either M or N (or both) is (are) high the output is disabled to the high-impedance state; however, sequential operation of the flip-flops is not affected.

H = high level (steady state)

L = low level (steady state)

↑ = low-to-high level transition

X = don't care (any input including transitions)

Q<sub>0</sub> = the level of Q before the indicated steady state input conditions were established

**Order Number MM54HC173\* or MM74HC173\***

\*Please look into Section 8, Appendix D for availability of various package types.

**Absolute Maximum Ratings** (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	$-0.5$ to $+7.0$ V
DC Input Voltage ( $V_{IN}$ )	$-1.5$ to $V_{CC} + 1.5$ V
DC Output Voltage ( $V_{OUT}$ )	$-0.5$ to $V_{CC} + 0.5$ V
Clamp Diode Current ( $I_{IK}, I_{OK}$ )	$\pm 20$ mA
DC Output Current, per pin ( $I_{OUT}$ )	$\pm 35$ mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	$\pm 70$ mA
Storage Temperature Range ( $T_{STG}$ )	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Power Dissipation ( $P_D$ ) (Note 3) S.O. Package only	600 mW 500 mW
Lead Temperature ( $T_L$ ) (Soldering 10 seconds)	$260^{\circ}\text{C}$

**Operating Conditions**

	Min	Max	Units
Supply Voltage ( $V_{CC}$ )	2	6	V
DC Input or Output Voltage ( $V_{IN}, V_{OUT}$ )	0	$V_{CC}$	V
Operating Temp. Range ( $T_A$ )			
MM74HC	$-40$	$+85$	$^{\circ}\text{C}$
MM54HC	$-55$	$+125$	$^{\circ}\text{C}$
Input Rise or Fall Times ( $t_r, t_f$ )			
$V_{CC} = 2.0\text{V}$	1000	ns	
$V_{CC} = 4.5\text{V}$	500	ns	
$V_{CC} = 6.0\text{V}$	400	ns	

**DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^{\circ}\text{C}$		$74\text{HC}$	$54\text{HC}$	Units
				Typ		$T_A = -40$ to $85^{\circ}\text{C}$	$T_A = -55$ to $125^{\circ}\text{C}$	
$V_{IH}$	Minimum High Level Input Voltage		2.0V 4.5V 6.0V	1.5 3.15 4.2		1.5 3.15 4.2	1.5 3.15 4.2	V
$V_{IL}$	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V	0.5 1.35 1.8		0.5 1.35 1.8	0.5 1.35 1.8	V
$V_{OH}$	Minimum High Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20\text{ }\mu\text{A}$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 6.0\text{ mA}$ $ I_{OUT}  \leq 7.8\text{ mA}$	4.5V 6.0V		3.98 5.48	3.84 5.34	3.7 5.2	V
$V_{OL}$	Maximum Low Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20\text{ }\mu\text{A}$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 6.0\text{ mA}$ $ I_{OUT}  \leq 7.8\text{ mA}$	4.5V 6.0V		0.26 0.26	0.33 0.33	0.4 0.4	V
$I_{IN}$	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu\text{A}$
$I_{OZ}$	Maximum TRI-STATE Output Leakage	$V_{OUT} = V_{CC}$ or GND Enable = $V_{IH}$	6.0V		$\pm 0.5$	$\pm 5.0$	$\pm 10$	$\mu\text{A}$
$I_{CC}$	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\text{ }\mu\text{A}$	6.0V		8.0	80	160	$\mu\text{A}$

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package:  $-12\text{ mW}/^{\circ}\text{C}$  from  $65^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ; ceramic "J" package:  $-12\text{ mW}/^{\circ}\text{C}$  from  $100^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

Note 4: For a power supply of  $5\text{V} \pm 10\%$  the worst case output voltages ( $V_{OH}$  and  $V_{OL}$ ) occur for HC at  $4.5\text{V}$ . Thus the  $4.5\text{V}$  values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5\text{V}$  and  $4.5\text{V}$  respectively. (The  $V_{IH}$  value at  $5.5\text{V}$  is  $3.85\text{V}$ .) The worst case leakage current ( $I_{IN}, I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the  $6.0\text{V}$  values should be used.

\*\* $V_{IL}$  limits are currently tested at 20% of  $V_{CC}$ . The above  $V_{IL}$  specification (30% of  $V_{CC}$ ) will be implemented no later than Q1, CY'89.

**AC Electrical Characteristics**  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $C_L = 45 \text{ pF}$ ,  $t_r = t_f = 6 \text{ ns}$ 

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
$f_{MAX}$	Maximum Operating Frequency		45	30	MHz
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay: Clock to Q			31	ns
$t_{PHL}$	Maximum Propagation Delay: Clear to Q		18	27	ns
$t_{PZH}, t_{PZL}$	Maximum Output Enable Time	$R_L = 1 \text{ k}\Omega$	18	28	ns
$t_{PHZ}, t_{PLZ}$	Maximum Output Disable Time	$R_L = 1 \text{ k}\Omega$ $C_L = 5 \text{ pF}$	16	25	ns
$t_S$	Minimum Data Setup Time			20	ns
$t_S$	Minimum Data Enable Setup Time			20	ns
$t_H$	Minimum Data Hold Time			0	ns
$t_H$	Minimum Data Enable Hold Time			0	ns
$t_W$	Minimum Clock Pulse Width			16	ns

**AC Electrical Characteristics**  $V_{CC} = 2.0V$  to  $6.0V$ ,  $C_L = 50 \text{ pF}$ ,  $t_r = t_f = 6 \text{ ns}$  (unless otherwise specified)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ C$	$74HC$	$54HC$	Units
				Typ	$T_A = -40 \text{ to } 85^\circ C$	$T_A = -55 \text{ to } 125^\circ C$	
$f_{MAX}$	Maximum Operating Frequency	$C_L = 50 \text{ pF}$	2.0V 4.5V 6.0V	10 45 55	5 27 32	4 21 25	MHz MHz MHz
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay from Clock to Q	$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0V 2.0V	80 110	175 225	220 280	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	4.5V 4.5V	23 28	35 45	44 56	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	6.0V 6.0V	21 26	30 38	38 48	ns ns
$t_{PHL}$	Maximum Propagation Delay from Clear to Q	$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0V 2.0V	70 100	150 200	189 252	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	4.5V 4.5V	20 25	30 40	38 50	ns ns
		$C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	6.0V 6.0V	17 22	26 34	32 43	ns ns
$t_{PZH}, t_{PZL}$	Maximum Output Enable Time	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$ $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$ $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0V 2.0V 2.0V 4.5V 4.5V 6.0V 6.0V	70 100 200 20 25 17 22	150 200 30 40 40 26 34	189 252 38 50 50 32 43	ns ns ns ns ns ns ns
$t_{PHZ}, t_{PLZ}$	Maximum Output Disable Time	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$	2.0V 4.5V 6.0V	70 20 17	150 30 26	189 38 32	ns ns ns
$t_S$	Minimum Data or Data Enable Setup Time		2.0V 4.5V 6.0V		100 20 17	125 25 21	ns ns ns
$t_{REM}$	Minimum Removal Time		2.0V 4.5V 6.0V		90 18 15	112 22 19	ns ns ns
$t_H$	Minimum Data or Data Enable Hold Time		2.0V 4.5V 6.0V		0 0 0	0 0 0	ns ns ns
$t_W$	Minimum Clear or Clock Pulse Width		2.0V 4.5V 6.0V	30 9 8	80 16 14	100 20 17	ns ns ns

**AC Electrical Characteristics** (Continued)  
 $V_{CC} = 2.0V \text{ to } 6.0V$ ,  $C_L = 50 \text{ pF}$ ,  $t_r = t_f = 6 \text{ ns}$  (unless otherwise specified)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ C$		$74HC$	$54HC$	Units
				Typ	Guaranteed Limits			
$t_{THL}, t_{TLH}$	Maximum Output Rise and Fall Time		2.0V 4.5V 6.0V	25	60	75	90	ns
				7	12	15	18	ns
				5	10	13	15	ns
$t_r, t_f$	Maximum Input Rise and Fall Time		2.0V 4.5V 6.0V	1000	1000	1000	1000	ns
				500	500	500	500	ns
				400	400	400	400	ns
$C_{PD}$	Power Dissipation Capacitance	(per flop)		80				pF
$C_{IN}$	Maximum Input Capacitance			5	10	10	10	pF
$C_{OUT}$	Maximum Output Capacitance			10	20	20	20	pF

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .