SMKS892B - AUGUST 1996 - REVISED MAY 1997

This data sheet is applicable to all TMS41x169As and TMS42x169A/Ps symbolized by Revision "E", and subsequent revisions as described in the device symbolization section.

- Organization . . . 1048576 Words by 16 Bits
- Single Power Supply (5 V or 3.3 V)
- Performance Ranges:

|              | ACCESS  | ACCESS | <b>ACCESS</b>   | READ OR |
|--------------|---------|--------|-----------------|---------|
|              | TIME    | TIME   | TIME            | EDO     |
|              | †RAC    | †CAC   | t <sub>AA</sub> | CYCLE   |
|              | MAX     | MAX    | MAX             | MIN     |
| '41x169A-50  | 50 ns   | 13 ns  | 25 ns           | 20 ns   |
| '41x169A-60  | 60 ns   | 15 ns  | 30 ns           | 25 ns   |
| '41x169A-70  | 70 ns   | 18 ns  | 35 ns           | 30 ns   |
| '42x169A/P-5 | 0 50 ns | 13 ns  | 25 ns           | 20 ns   |
| '42x169A/P-6 | 0 60 ns | 15 ns  | 30 ns           | 25 ns   |
| '42x169A/P-7 | 0 70 ns | 18 ns  | 35 ns           | 30 ns   |
|              |         |        |                 |         |

- Extended-Data-Out (EDO) Operation
- xCAS-Before-RAS (xCBR) Refresh
- Long Refresh Period and Self-Refresh Option (TMS42x169AP)
- 3-State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 42-Lead
   400-Mil-Wide Surface-Mount Small-Outline
   J-Lead (SOJ) Package (DZ Suffix) and
   44/50-Lead Surface-Mount Thin
   Small-Outline Package (TSOP) (DGE Suffix)
- Operating Free-Air Temperature Range 0°C to 70°C
- Fabricated Using Enhanced Performance Implanted CMOS (EPIC<sup>TM</sup>) Technology by Texas Instruments (TI<sup>TM</sup>)

### **AVAILABLE OPTIONS**

| DEVICE      | POWER<br>SUPPLY | SELF-<br>REFRESH,<br>BATTERY<br>BACKUP | REFRESH<br>CYCLES |
|-------------|-----------------|--|-------------------|
| TMS418169A  | 5 V             | _                                      | 1024 in 16 ms     |
| TMS416169A  | 5 V             | <b>–</b> .                             | 4096 in 64 ms     |
| TMS426169A  | 3.3 V           | _                                      | 4096 in 64 ms     |
| TMS426169AP | 3.3 V           | Yes                                    | 4096 in 128 ms    |
| TMS428169A  | 3.3 V           | _                                      | 1 024 in 16 ms    |
| TMS428169AP | 3.3 V           | Yes                                    | 1 024 in 128 ms   |

| _  | Z PACK<br>TOP VI                             |  | _   | DGE PACKAGE<br>(TOP VIEW)  |                                  |  |                            |  |  |
|--|--|--|---|--|----------------------------------|--|----------------------------|--|--|
| V <sub>CC</sub> [<br>DQ0 [<br>DQ1 [<br>DQ2 [<br>DQ3 [<br>V <sub>CC</sub> [<br>DQ4 [<br>DQ5 [<br>DQ7 [<br>V <sub>C</sub> [<br>DQ7 [<br>V <sub>C</sub> [ | 4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12 | 40<br>39<br>38<br>37<br>36<br>35<br>34<br>33<br>32<br>31 | DQ15<br>DQ14<br>DQ13  | V <sub>CC</sub> [ DQ0 [ DQ1 [ DQ2 [ DQ3 [ V <sub>CC</sub> [ DQ4 [ DQ5 [ DQ6 [ DQ7 [ NC [ | 6<br>7<br>8<br>9                 | 49<br>48<br>47<br>46<br>45<br>44<br>43<br>42<br>41 | V <sub>SS</sub><br>DQ11    |  |  |
| RAS [<br>A11† [<br>A10† [<br>A0 [<br>A1 [<br>A2 [<br>A3 [<br>VCC [   | 14<br>15<br>16<br>17<br>18<br>19<br>20<br>21 | 28<br>27<br>26<br>25<br>24                               | OE<br>  A9<br>  A8<br>  A7<br>  A6<br>  A5<br>  A4<br>  V <sub>SS</sub> | NC [<br>NC [<br>W [<br>RAS [<br>A11† [<br>A10† [<br>A2 [<br>A3 ]<br>VCC [                | 16<br>17<br>18<br>19<br>20<br>21 | 35<br>34<br>33<br>32<br>31<br>30<br>29<br>28       | A8<br>A7<br>A6<br>A5<br>A4 |  |  |

| P  | PIN NOMENCLATURE   |  |  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|--|--|
| A0-A11† DQ0-DQ15 LCAS UCAS NC OE RAS VCC VSS W | Address Inputs Data In/Data Out Lower Column-Address Strobe Upper Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe 5-V or 3.3-V Supply‡ Ground Write Enable |  |  |  |  |  |  |  |  |

<sup>†</sup> A10 and A11 are NC for TMS4x8169A and TMS428169AP.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and TI are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright @ 1997, Texas Instruments Incorporated

POST OFFICE BOX 1443 ● HOUSTON, TEXAS 77251-1443

<sup>&</sup>lt;sup>‡</sup> See Available Options Table.

SMKS892B - AUGUST 1996 - REVISED MAY 1997

## description


The TMS41x169A and TMS42x169A series are sets of high-speed, 16777216-bit dynamic random-access memory (DRAM) devices organized as 1048576 words of 16 bits each. The TMS42x169AP series is a similar set of high-speed, low-power, self-refresh, 16777216-bit DRAMs organized as 1048576 words of 16 bits each. Both sets employ state-of-the-art EPIC technology for high performance, reliability, and low power at low cost.

These devices feature maximum RAS access times of 50, 60, and 70 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS416169A and TMS418169A are offered in a 42-lead plastic surface-mount SOJ package (DZ suffix). The TMS426169A/P and TMS428169A/P are offered in a 42-lead plastic surface-mount SOJ package (DZ suffix) and a 44/50-lead plastic surface-mount TSOP (DGE suffix). These packages are designed for operation from 0°C to 70°C.

SMKS892B - AUGUST 1996 - REVISED MAY 1997

# logic symbol (TMS416169A and TMS426169A/P)†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the DZ package.



SMKS892B - AUGUST 1996 - REVISED MAY 1997

# logic symbol (TMS418169A and TMS428169A/P)†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the DZ package.




SMKS892B - AUGUST 1996 - REVISED MAY 1997

# functional block diagram (TMS416169A and TMS426169A/P)



# functional block diagram (TMS418169A and TMS428169A/P)





SMKS892B - AUGUST 1996 - REVISED MAY 1997

# operation

### dual xCAS

Two xCAS pins (LCAS and UCAS) are provided to give independent control of the 16 data I/O pins (DQ0-DQ15), with LCAS corresponding to DQ0-DQ7 and UCAS corresponding to DQ8-DQ15. Each xCAS going low enables its corresponding DQx pins.

In write cycles, data-in setup and hold times ( $t_{DS}$  and  $t_{DH}$ ) and write-command setup and hold times ( $t_{WCS}$ ,  $t_{CWL}$ , and  $t_{WCH}$ ) must be satisfied for each individual xCAS to ensure writing into the storage cells of the corresponding DQ pins.

Different modes of operation for upper and lower bytes in one cycle are not allowed, such as the example in Figure 1.




Figure 1. Illegal Dual-xCAS Operation

#### extended data out

Extended data out (EDO) allows for data output rates of up to 50 MHz for 50-ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by t  $_{RASP}$ , the maximum  $_{RAS}$  low time.

EDO does not enter the DQs into the high-impedance state with the rising edge of  $\overline{xCAS}$ . The output remains valid for the system to latch the data. After  $\overline{xCAS}$  goes high, the DRAM decodes the next address.  $\overline{OE}$  and  $\overline{W}$  can be used to control the output impedance. Descriptions of  $\overline{OE}$  and  $\overline{W}$  further explain the benefit of EDO operation.

# address: A0-A11 (TMS4x6169A, TMS426169AP) and A0-A9 (TMS4x8169A, TMS428169AP)

Twenty address bits are required to decode each of the 1048576 storage cell locations. For the TMS4x6169A and TMS426169AP, 12 row-address bits are set up on A0 through A11 and latched on the chip by RAS . Eight column-address bits are set up on A0 through A7 and latched on the chip by the first  $\overline{xCAS}$ . For the TMS4x8169A and TMS428169AP, 10 row-address bits are set up on A0-A9 and latched on the chip by the first  $\overline{xCAS}$ . All addresses must be stable on or before the falling edge of RAS and  $\overline{xCAS}$ . RAS is similar to a chip-enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{xCAS}$  is used as a chip-select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

The column address is latched on the first  $\overline{xCAS}$  falling edge with address setup and hold parameters referenced to that edge. In order to latch in a new column address, both  $\overline{xCAS}$  pins must be brought high. The column-precharge time (see parameter t  $\overline{CP}$ ) is measured from the last  $\overline{xCAS}$  rising edge to the first  $\overline{xCAS}$  falling edge of the new cycle. Keeping a column address valid while toggling  $\overline{xCAS}$  requires a minimum setup time, t<sub>CLCH</sub>. During t<sub>CLCH</sub>, at least one  $\overline{xCAS}$  must be brought low before the other  $\overline{xCAS}$  is taken high.



SMKS892B - AUGUST 1996 - REVISED MAY 1997

## write enable (W)

The read or write mode is selected through  $\overline{W}$ . A logic high on  $\overline{W}$  selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. When  $\overline{W}$  goes low prior to  $\overline{xCAS}$  (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation independent of the state of  $\overline{OE}$ . This permits early-write operations to be completed with  $\overline{OE}$  grounded. If  $\overline{W}$  goes low in an EDO read cycle, the DQ pins go into the high-impedance state as long as  $\overline{xCAS}$  is high (see Figure 9).

# data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of  $\overline{xCAS}$  or  $\overline{W}$  strobes data into the on-chip data latch. In an early-write cycle,  $\overline{W}$  is brought low prior to an  $\overline{xCAS}$  falling edge, and data is strobed into the on-chip data latch for the corresponding DQ pins with setup and hold times referenced to this  $\overline{xCAS}$  signal.

In a delayed-write or read-modify-write cycle,  $\overline{xCAS}$  is already low and data is strobed in by  $\overline{W}$  with setup and hold times referenced to this signal. In this cycle,  $\overline{OE}$  must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines (see parameter t OED).

## data out (DQ0-DQ15)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until  $x\overline{CAS}$  and  $\overline{OE}$  are brought low. In a read cycle, the output becomes valid after the access time interval t  $_{CAC}$  (which begins with the negative transition of  $x\overline{CAS}$ ) as long as  $\underline{t_{RAC}}$  and  $\underline{t_{AA}}$  are satisfied. The delay time from  $x\overline{CAS}$  low to valid data out is measured from each individual  $x\overline{CAS}$  to its corresponding DQx pin.

# output enable (OE)

 $\overline{\text{OE}}$  controls the impedance of the output buffers. While  $\overline{\text{CAS}}$  and  $\overline{\text{RAS}}$  are low and  $\overline{\text{W}}$  is high,  $\overline{\text{OE}}$  can be brought low or high and the DQs transition between valid data and high impedance. There are two methods for placing the DQs into the high-impedance state and keeping them in that state during  $\overline{\text{xCAS}}$  high time by using  $\overline{\text{OE}}$ . The first method is to transition  $\overline{\text{OE}}$  high before  $\overline{\text{xCAS}}$  transitions high and to keep  $\overline{\text{OE}}$  high for  $t_{CHO}$  past the  $\overline{\text{xCAS}}$  transition. This disables the DQs and they remain in the high-impedance state, regardless of  $\overline{\text{OE}}$ , until  $\overline{\text{xCAS}}$  falls again (see Figure 8). The second method is to have  $\overline{\text{OE}}$  low as  $\overline{\text{xCAS}}$  transitions high. Then  $\overline{\text{OE}}$  can pulse high for a minimum of  $t_{OEP}$  anytime during  $\overline{\text{xCAS}}$  high time, disabling the DQs regardless of further transitions on  $\overline{\text{OE}}$  until  $\overline{\text{xCAS}}$  falls again (see Figure 8).

## **RAS**-only refresh

### TMS4x6169A, TMS426169AP

A refresh operation must be performed at least once every 64 ms (128 ms for TMS426169AP) to retain data. This is achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding both xCAS at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

### TMS4x8169A, TMS428169AP

A refresh operation must be performed at least once every 16 ms (128 ms for TMS428169AP) to retain data. This is achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A  $\overline{RAS}$ -only operation can be used by holding both  $\overline{xCAS}$  pins at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a  $\overline{RAS}$ -only refresh.

### hidden refresh

 $\frac{\text{Hidden refresh can be performed while maintaining valid data at the output pins. This is accomplished by holding }{\text{xCAS}} \text{ at } V_{\text{IL}} \text{ after a read operation and cycling } \overline{\text{RAS}} \text{ after a specified precharge period, similar to a } \overline{\text{RAS}} \text{-only refresh cycle.}$ 



SMKS892B - AUGUST 1996 - REVISED MAY 1997

## xCAS-before-RAS (xCBR) refresh

xCBR refresh is achieved by bringing at least one  $\overline{xCAS}$  low earlier than  $\overline{RAS}$  (see parameter  $t_{CSR}$ ) and holding it low after  $\overline{RAS}$  falls (see parameter  $t_{CHR}$ ). For successive xCBR refresh cycles,  $\overline{xCAS}$  can remain low while cycling  $\overline{RAS}$ . The external address is ignored and the refresh address is generated internally.

### battery-backup refresh

### TMS426169AP

A low-power battery-backup refresh mode that requires less than 350  $\,\mu\text{A}$  of refresh current is available on the TMS426169AP. Data integrity is maintained using xCBR refresh with a period of 31.25  $\,\mu\text{s}$  while holding RAS low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels ( $V_{IL} < 0.2 \text{ V}$ ,  $V_{IH} > V_{CC} - 0.2 \text{ V}$ ).

### TMS428169AP

A low-power battery-backup refresh mode that requires less than 350  $\,\mu\text{A}$  of refresh current is available on the TMS428169AP. Data integrity is maintained using xCBR refresh with a period of 125  $\,\mu\text{s}$  while holding RAS low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels (V<sub>IL</sub> < 0.2 V, V<sub>IH</sub> > V<sub>CC</sub> - 0.2 V).

# self-refresh (TMS42x169AP)

The self-refresh mode is entered by dropping  $\overline{xCAS}$  low prior to  $\overline{RAS}$  going low. Then  $\overline{xCAS}$  and  $\overline{RAS}$  are both held low for a minimum of 100  $\mu s$ . The chip is then refreshed internally by an on-board oscillator. No external address is required because the xCBR counter is used to keep track of the address. To exit the self-refresh mode, both  $\overline{RAS}$  and  $\overline{xCAS}$  are brought high to satisfy t CHS. Upon exiting self-refresh mode, a burst refresh (refresh of a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures that the DRAM is completely refreshed.

### power-up

To achieve proper device operation, an initial pause of 200  $\,\mu$ s, followed by a minimum of eight initialization cycles, is required after power up to the full V  $_{CC}$  level. These eight initialization cycles must include at least one refresh ( $\overline{RAS}$ -only or xCBR) cycle.



SMKS892B - AUGUST 1996 - REVISED MAY 1997

| absolute maximum ratings over opera         | ting free-air temperature ra | nge (unless otherwise noted)† |
|---|------------------------------|-------------------------------|
| Supply voltage range, V <sub>CC</sub> :     | TMS41x169A                   |                               |
|   | TMS42x169A, TMS42x169AP      | – 0.5 V to 4.6 V              |
| Voltage range on any pin (see Note 1):      | TMS41x169A                   | 1 V to 7 V                    |
|   | TMS42x169A, TMS42x169AP      | – 0.5 V to 4.6 V              |
| Short-circuit output current                |                              | 50 mA                         |
| Power dissipation                           |                              | 1 W                           |
| Operating free-air temperature range, T     | Α                            | 0°C to 70°C                   |
| Storage temperature range, T <sub>stg</sub> |                              | 55 C to 125°C                 |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# recommended operating conditions

|                 |                                      | '41x169A |     |     |       | A<br>AP | UNIT                  |    |
|-----------------|--------------------------------------|----------|-----|-----|-------|---------|-----------------------|----|
|                 |                                      | MIN      | МОМ | MAX | MIN   | NOM     | MAX                   |    |
| Vcc             | Supply voltage                       | 4.5      | 5   | 5.5 | 3     | 3.3     | 3.6                   | ٧  |
| VSS             | Supply voltage                       |          | 0   |     |       | 0       |                       | ٧  |
| V <sub>IH</sub> | High-level input voltage             | 2.4      |     | 6.5 | 2     |         | V <sub>CC</sub> + 0.3 | ٧  |
| V <sub>IL</sub> | Low-level input voltage (see Note 2) | - 1      |     | 0.8 | - 0.3 |         | 8.0                   | ٧  |
| TA              | Operating free-air temperature       | 0        |     | 70  | 0     |         | 70                    | °C |

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

NOTE 1: All voltage values are with respect to VSS.

SMKS892B - AUGUST 1996 - REVISED MAY 1997

## TMS416169A

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

|                     | PARAMETER  | TEST SOURITIONS!   | '41616 | 9A-50 | '41616 | 9A-60 | '416169 | A-70 | UNIT |
|---------------------|--|--|--------|-------|--------|-------|---------|------|------|
|                     | PARAMETER  | TEST CONDITIONS†   | MIN    | MAX   | MIN    | MAX   | MIN     | MAX  | UNI  |
| Vон                 | High-level output voltage                          | I <sub>OH</sub> = -5 mA  | 2.4    |       | 2.4    |       | 2.4     |      | ٧    |
| V <sub>OL</sub>     | Low-level output voltage                           | I <sub>OL</sub> = 4.2 mA   |        | 0.4   |        | 0.4   |         | 0.4  | V    |
| l <sub>l</sub>      | Input current<br>(leakage)                         | $V_{CC}$ = 5.5 V, $V_I$ = 0 V to 6.5 V, All others = 0 V to $V_{CC}$   |        | ± 10  |        | ± 10  |         | ± 10 | μА   |
| lo                  | Output current (leakage)                           | $\frac{V_{CC}}{x_{CAS}} = 5.5 \text{ V}, \qquad V_{O} = 0 \text{ V to V}_{CC},$  |        | ± 10  |        | ± 10  |         | ± 10 | μА   |
| l <sub>CC1</sub> ‡§ | Average read- or write-cycle current               | V <sub>CC</sub> = 5.5 V, Minimum cycle   |        | 110   |        | 90    |         | 80   | mA   |
| l                   | Average standby current                            | V <sub>IH</sub> = 2.4 V (TTL),<br>After one memory cycle,<br>RAS and xCAS high   |        | 2     |        | 2     |         | 2    | mA   |
| ICC2                |  | V <sub>IH</sub> = V <sub>CC</sub> - 0.2 V (CMOS),<br>After one memory cycle,<br>RAS and xCAS high                                  |        | 1     |        | 1     |         | 1    | mA   |
| ICC3 <sup>§</sup>   | Average refresh current (RAS-only refresh or xCBR) | V <sub>CC</sub> = 5.5 V, Minimum cycle,  RAS cycling,  XCAS high (RAS only),  RAS low after XCAS low (xCBR)                        |        | 110   |        | 90    |         | 80   | mA   |
| ICC4 <sup>‡¶</sup>  | Average EDO current                                | $\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{HPC}}{\text{xCAS}} = \text{MIN}, \\ \text{xCAS cycling}$ |        | 130   |        | 110   |         | 100  | mA   |

T For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change during each EDO cycle, HPC

# TMS418169A

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

|                    | DADAMETED  | TTOT OCCUPITIONS!  | '41816 | 9A-50 | '41816 | 9A-60 | '418169 | A-70 |      |
|--------------------|--|--|--------|-------|--------|-------|---------|------|------|
|                    | PARAMETER  | TEST CONDITIONS†   | MIN    | MAX   | MIN    | MAX   | MIN     | MAX  | UNIT |
| VOH                | High-level output voltage                          | lOH = 5 mA   | 2.4    |       | 2.4    |       | 2.4     |      | ٧    |
| VOL                | Low-level output voltage                           | I <sub>OL</sub> = 4.2 mA   |        | 0.4   |        | 0.4   |         | 0.4  | ٧    |
| ų                  | Input current (leakage)                            | $V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All others = 0 V to $V_{CC}$        |        | ± 10  |        | ± 10  |         | ± 10 | μΑ   |
| Ю                  | Output current<br>(leakage)                        | $\frac{\text{V}_{CC}}{\text{x}_{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to V}_{CC},$ |        | ± 10  |        | ± 10  |         | ± 10 | μΑ   |
| ICC1 <sup>‡§</sup> | Average read- or write-cycle current               | V <sub>CC</sub> = 5.5 V, Minimum cycle   |        | 180   |        | 160   |         | 150  | mA   |
|                    | Average standby current                            | V <sub>IH</sub> = 2.4 V (TTL),<br><u>After one memory cycle,</u><br>RAS and xCAS high                |        | 2     |        | 2     |         | 2    | mA   |
| ICC2               |  | V <sub>IH</sub> = V <sub>CC</sub> – 0.2 V (CMOS),<br>After one memory cycle,<br>RAS and xCAS high    |        | 1     |        | 1     |         | 1    | mA   |
| I <sub>CC3</sub> § | Average refresh current (RAS-only refresh or xCBR) | VCC = 5.5 V, Minimum cycle,  RAS cycling,  XCAS high (RAS only),  XCAS before RAS (xCBR)             |        | 180   |        | 160   |         | 150  | mA   |
| ICC4 <sup>‡¶</sup> | Average EDO current                                | $\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{\text{tHPC}}{\text{xCAS}} = \text{MIN},$           |        | 140   |        | 110   |         | 100  | mA   |

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change during each EDO cycle, HPC

### TMS426169A/P

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

| PAF                            | RAMETER  | TEST CONDITION   | st                   | '426169<br>'426169   |      | '426169 <i>/</i><br>'426169 <i>/</i> |      | '426169<br>'426169   | UNIT |     |    |
|--------------------------------|--|--|----------------------|----------------------|------|--------------------------------------|------|----------------------|------|-----|----|
|                                |  |  |                      | MIN                  | MAX  | MIN                                  | MAX  | MIN                  | MAX  |     |    |
| V                              | High-level   | I <sub>OH</sub> = -2 mA  | LVTTL                | 2.4                  |      | 2.4                                  |      | 2.4                  |      | ٧   |    |
| VOH                            | output<br>voltage  | I <sub>OH</sub> = 100 μA   | LVCMOS               | V <sub>CC</sub> -0.2 |      | V <sub>CC</sub> -0.2                 |      | V <sub>CC</sub> -0.2 |      | V   |    |
| Voi                            | Low-level  | I <sub>OL</sub> = 2 mA   | LVTTL                |                      | 0.4  |                                      | 0.4  |                      | 0.4  | . v |    |
| VOL                            | output<br>voltage  | I <sub>OL</sub> = 100 μA   | LVCMOS               |                      | 0.2  |                                      | 0.2  |                      | 0.2  | V   |    |
| l <sub>l</sub>                 | Input current<br>(leakage)   | $V_{CC} = 3.6 \text{ V}, \qquad V_I = 0 \text{ V t}$<br>All others = 0 V to $V_{CC}$   | o 3.9 V,             |                      | ± 10 |                                      | ± 10 |                      | ± 10 | μΑ  |    |
| ō                              | Output<br>current<br>(leakage)   | $\frac{V_{CC}}{\text{xCAS}} = 3.6 \text{ V}, \qquad V_{O} = 0 \text{ V}$   | to V <sub>CC</sub> , |                      | ± 10 |                                      | ± 10 |                      | ± 10 | μΑ  |    |
| ICC1 <sup>‡§</sup>             | Average<br>read- or<br>write-cycle<br>current  | V <sub>CC</sub> = 3.6 V, Minimum   | cycle                |                      | 110  |                                      | 90   |                      | 80   | mA  |    |
|                                |  | V <sub>IH</sub> = 2 V (LVTTL),   | '426169A             |                      | 2    |                                      | 2    |                      | 2    | mA  |    |
|                                | Average  | After one memory cyde, RAS and xCAS high   | '426169AP            |                      | 1    |                                      | 1    |                      | 1    | mA  |    |
| ICC2                           | standby<br>current   | current (LVCMOS),  | (LVCMOS),            | '426169A             |      | 1                                    |      | 1                    |      | 1   | mA |
|                                |  | After one memory cycle, RAS and xCAS high  | '426169AP            |                      | 150  |                                      | 150  |                      | 150  | μΑ  |    |
| I <sub>CC3</sub> §             | Average refresh current (RAS-only refresh or xCBR)                                       | VCC = 3.6 V, Minimum RAS cycling, XCAS high (RAS-only refrest  | •                    |                      | 110  |                                      | 90   |                      | 80   | mA  |    |
| I <sub>CC4</sub> ‡¶            | Average<br>EDO current   | $\frac{\text{V}_{CC}}{\text{RAS}} = 3.6 \text{ V}, \qquad \frac{\text{t}_{HPC}}{\text{x}_{CAS}} = \text{M}$                                    |                      |                      | 130  |                                      | 110  |                      | 100  | mA  |    |
| ICC6#                          | Average<br>self-refresh<br>current   | xCAS < 0.2 V, RAS < 0.2 Measured after trass min   | 2 V,                 |                      | 250  |                                      | 250  |                      | 250  | μА  |    |
| <sup>I</sup> CC10 <sup>#</sup> | Average battery back-up operating current (equivalent refresh time is 128 ms), xCBR only | $t_{RC}=31.25\mu s,  t_{RAS}\leq 30$ $V_{CC}=0.2V\leq V_{IH}\leq 3.9V_{J}$ $0V\leq V_{IL}\leq 0.2V, \; W \; and \; OE$ Address and data stable |                      |                      | 350  |                                      | 350  |                      | 350  | μΑ  |    |

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>‡</sup> Measured with outputs open

Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change during each EDO cycle, HPC

<sup>#</sup> For TMS426169AP only

# TMS428169A/P

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

| PARAMETER                      |  | TEST CONDITION   | <del></del>          | '428169<br>'428169   |      | '428169A<br>'428169A |      | '428169<br>'428169   | UNIT |    |
|--------------------------------|--|--|----------------------|----------------------|------|----------------------|------|----------------------|------|----|
|                                |  |  |                      | MIN                  | MAX  | MIN                  | MAX  | MIN                  | MAX  |    |
| 14                             | High-level   | I <sub>OH</sub> = -2 mA  | LVTTL                | 2.4                  |      | 2.4                  |      | 2.4                  |      | ., |
| Vон                            | output<br>voltage  | I <sub>OH</sub> = - 100 μA   | LVCMOS               | V <sub>CC</sub> -0.2 |      | V <sub>CC</sub> -0.2 |      | V <sub>CC</sub> -0.2 |      | V  |
| Vai                            | Low-level  | I <sub>OL</sub> = 2 mA   | LVTTL                |                      | 0.4  |                      | 0.4  |                      | 0.4  | ٧  |
| VOL                            | output<br>voltage  | I <sub>OL</sub> = 100 μA   | LVCMOS               |                      | 0.2  |                      | 0.2  |                      | 0.2  | V  |
| f <sub>j</sub>                 | Input current<br>(leakage)   | $V_{CC} = 3.6 \text{ V}, \qquad V_I = 0 \text{ V to}$<br>All others = 0 V to $V_{CC}$  | o 3.9 V,             |                      | ± 10 |                      | ± 10 |                      | ± 10 | μА |
| 0                              | Output<br>current<br>(leakage)   | $\frac{V_{CC}}{\text{xCAS}} = 3.6 \text{ V}, \qquad V_{O} = 0 \text{ V}$   | to V <sub>CC</sub> , |                      | ± 10 |                      | ± 10 |                      | ± 10 | μΑ |
| ICC1 <sup>‡§</sup>             | Average<br>read- or<br>write-cycle<br>current  | V <sub>CC</sub> = 3.6 V, Minimum   | cycle                |                      | 170  |                      | 150  |                      | 140  | mA |
|                                |  | V <sub>IH</sub> = 2 V (LVTTL),   | '428169A             |                      | 2    |                      | 2    |                      | 2    | mA |
|                                | Average  | After one memory cyde, RAS and xCAS high   | '428169AP            |                      | 1    |                      | 1    |                      | 1    | mA |
| ICC2                           | standby<br>current   | $V_{IH} = V_{CC} - 0.2 V$ (LVCMOS),  | '428169A             |                      | 1    |                      | 1    |                      | 1    | mA |
|                                |  | After one memory cycle, RAS and xCAS high  | '428169AP            |                      | 150  |                      | 150  |                      | 150  | μА |
| I <sub>CC3</sub> §             | Average<br>refresh<br>current<br>(RAS-only<br>refresh<br>or xCBR)                        | V <sub>CC</sub> = 3.6 V, Minimum cycle,  RAS cycling,  xCAS high (RAS-only refresh)  xCBR  |                      |                      | 170  |                      | 150  |                      | 140  | mA |
| ICC4 <sup>‡¶</sup>             | Average<br>EDO current   | $\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \frac{\text{thPC}}{xCAS} = M$  |                      |                      | 140  |                      | 110  |                      | 100  | mA |
| ICC6#                          | Average<br>self-refresh<br>current   | xCAS < 0.2 V, RAS < 0.2 Measured after transmin  | 2 V,                 |                      | 200  |                      | 200  |                      | 200  | μА |
| <sup>I</sup> CC10 <sup>#</sup> | Average battery back-up operating current (equivalent refresh time is 128 ms), xCBR only | $t_{RC}$ = 125 $\mu$ s, $t_{RAS} \le 30$<br>$V_{CC}$ = 0.2 $V \le V_{IH} \le 3.9 \ V_{IL}$<br>0 $V \le V_{IL} \le 0.2 \ V_{IL}$ W and Of Address and data stable |                      |                      | 350  |                      | 350  |                      | 350  | μА |

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



<sup>‡</sup> Measured with outputs open

<sup>§</sup> Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change during each EDO cycle, HPC

<sup>#</sup> For TMS428169AP only

SMKS892B - AUGUST 1996 - REVISED MAY 1997

## capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

|                    | PARAMETER                              | MIN | MAX | UNIT |
|--------------------|--|-----|-----|------|
| C <sub>i(A)</sub>  | Input capacitance, A0-A11 <sup>†</sup> |     | 5   | рF   |
| C <sub>i(OE)</sub> | Input capacitance, OE                  |     | 7   | pF   |
| C <sub>i(RC)</sub> | Input capacitance, xCAS and RAS        |     | 7   | pF   |
| C <sub>i(W)</sub>  | Input capacitance, W                   |     | 7   | pF   |
| СО                 | Output capacitance <sup>‡</sup>        |     | 7   | pF   |

<sup>†</sup> A10 and A11 are NC for TMS4x8169A and TMS428169AP.


## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

|                  | PARAMETER   |     |     | '418169A-60<br>'42x169A/P-60 |     | '418169A-70<br>'42x169A/P-70 |     | UNIT |
|------------------|---|-----|-----|------------------------------|-----|------------------------------|-----|------|
|                  |   | MIN | MAX | MIN                          | MAX | MIN                          | MAX |      |
| <sup>t</sup> AA  | Access time from column address (see Note 5)          |     | 25  |                              | 30  |                              | 35  | ns   |
| tCAC             | Access time from xCAS (see Note 5)                    |     | 13  |                              | 15  |                              | 18  | ns   |
| <sup>t</sup> CPA | Access time from xCAS precharge (see Note 5)          |     | 28  |                              | 35  |                              | 40  | ns   |
| <sup>t</sup> RAC | Access time from RAS (see Note 5)                     |     | 50  |                              | 60  |                              | 70  | ns   |
| <sup>t</sup> OEA | Access time from OE (see Note 5)                      |     | 13  |                              | 15  |                              | 18  | ns   |
| tCLZ             | Delay time, xCAS to output in the low-impedance state | 0   |     | 0                            |     | 0                            |     | ns   |
| <sup>t</sup> OEZ | Output buffer turnoff delay from OE (see Note 6)      | 3   | 13  | 3                            | 15  | 3                            | 18  | ns   |
| <sup>t</sup> REZ | Output buffer turnoff delay from RAS (see Note 6)     | 3   | 13  | 3                            | 15  | 3                            | 18  | ns   |
| <sup>t</sup> CEZ | Output buffer turnoff delay from xCAS (see Note 6)    | 3   | 13  | 3                            | 15  | 3                            | 18  | ns   |
| tWEZ             | Output buffer turnoff delay from W (see Note 6)       | 3   | 13  | 3                            | 15  | 3                            | 18  | ns   |

|                  | PARAMETER   |     | '416169A <i>-5</i> 0 |     | 08-A€ | '416169A <i>-</i> ፖህ |     |      |  |    |  |  |    |    |
|------------------|---|-----|----------------------|-----|-------|----------------------|-----|------|--|----|--|--|----|----|
| PARAMETER        |   | MIN | MAX                  | MIN | MAX   | MIN                  | MAX | UNIT |  |    |  |  |    |    |
| t <sub>AA</sub>  | Access time from column address (see Note 5)          |     | 25                   |     | 30    |                      | 35  | ns   |  |    |  |  |    |    |
| <sup>t</sup> CAC | Access time from xCAS (see Note 5)                    |     | 13                   |     | 15    |                      | 18  | ns   |  |    |  |  |    |    |
| <sup>t</sup> CPA | Access time from xCAS precharge (see Note 5)          |     | 28                   | 35  |       | 35                   |     | 35   |  | 35 |  |  | 40 | ns |
| <sup>t</sup> RAC | Access time from RAS (see Note 5)                     |     | 50                   |     | 60    |                      | 70  | ns   |  |    |  |  |    |    |
| <sup>t</sup> OEA | Access time from OE (see Note 5)                      |     | 13                   |     | 15    | ·                    | 18  | ns   |  |    |  |  |    |    |
| tCLZ             | Delay time, xCAS to output in the low-impedance state | 0   |                      | 0   |       | 0                    |     | ns   |  |    |  |  |    |    |
| <sup>t</sup> OEZ | Output buffer turnoff delay from OE (see Note 6)      | 3   | 13                   | 3   | 15    | 3                    | 18  | ns   |  |    |  |  |    |    |
| <sup>t</sup> REZ | Output buffer turnoff delay from RAS (see Note 6)     | 3   | 13                   | 3   | 15    | 3                    | 18  | ns   |  |    |  |  |    |    |
| <sup>t</sup> CEZ | Output buffer turnoff delay from xCAS (see Note 6)    | 3   | 13                   | 3   | 15    | 3                    | 18  | ns   |  |    |  |  |    |    |
| <sup>t</sup> WEZ | Output buffer turnoff delay from W (see Note 6)       | 3   | 13                   | 3   | 15    | 3                    | 18  | ns   |  |    |  |  |    |    |

NOTES: 4. With ac parameters, it is assumed that  $t_T = 2$  ns.

5. Access times for TMS42x169A/P are measured with output reference levels of  $V_{OH} = 2 \text{ V}$  and  $V_{OL} = 0.8 \text{ V}$ .





 $<sup>$^{\</sup>ddagger} \overline{\text{xCAS}}$ and <math>\overline{\text{OE}} = V_{\text{IH}}$ to disable outputs$ 

NOTE 3:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  or 3.3  $\text{V} \pm 0.3 \text{ V}$ , and the bias on pins under test is 0 V.

 $<sup>6. \</sup>quad The \, MAX \, specifications \, of \, t_{REZ}, t_{CEZ}, t_{WEZ}, and \, t_{OEZ} \, are \, specified \, when the \, output is \, no \, longer \, driven. \, Data-in \, should \, not \, be \, driven \, driv$ until one of the applicable maximum specifications is satsified.

# EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

|                   |  |     | '418169A-50<br>'42x169A/P-50 |     |       |     | -70<br>/P-70 | UNIT |
|-------------------|--|-----|------------------------------|-----|-------|-----|--------------|------|
|                   |  | MIN | MAX                          | MIN | MAX   | MIN | МАХ          |      |
| <sup>t</sup> HPC  | Cycle time, EDO page-mode read or write  | 20  |                              | 25  |       | 30  |              | ns   |
| <sup>t</sup> PRWC | Cycle time, EDO read-write               | 57  |                              | 68  |       | 78  |              | ns   |
| tCSH              | Delay time, RAS active to xCAS precharge | 40  |                              | 48  |       | 58  |              | ns   |
| tCHO              | Hold time, OE from xCAS                  | 7   |                              | 10  |       | 10  |              | ns   |
| <sup>t</sup> DOH  | Hold time, output from xCAS active       | 5   |                              | 5   |       | 5   |              | ns   |
| tCAS              | Pulse duration, xCAS active (see Note 7) | 8   | 10 000                       | 10  | 10000 | 12  | 10000        | пѕ   |
| tWPE              | Pulse duration, W (output disable only)  | 7   |                              | 7   |       | 7   |              | ns   |
| tCP               | Pulse duration, xCAS precharge           | 8   |                              | 10  |       | 10  |              | ns   |
| <sup>t</sup> OCH  | Setup time, OE before xCAS               | 8   |                              | 10  |       | 10  |              | ns   |
| <sup>t</sup> OEP  | Precharge time, OE (output disable only) | 5   |                              | 5   |       | 5   |              | ns   |

|                  |  | '41616 | '416169A-50 |     | '416169A-60 |     | 9A-70 | LINUT |
|------------------|--|--------|-------------|-----|-------------|-----|-------|-------|
|                  |  | MIN    | MAX         | MIN | MAX         | MIN | MAX   | UNIT  |
| tHPC             | Cycle time, EDO page-mode read or write  | 20     |             | 25  |             | 30  |       | ns    |
| tPRWC            | Cycle time, EDO read-write               | 57     |             | 68  |             | 78  |       | ns    |
| <sup>t</sup> CSH | Delay time, RAS active to xCAS precharge | 40     |             | 48  |             | 58  |       | ns    |
| tCHO             | Hold time, OE from xCAS                  | 7      |             | 10  |             | 10  |       | ns    |
| <sup>t</sup> DOH | Hold time, output from xCAS active       | 5      |             | 5   |             | 5   |       | ns    |
| t <sub>CAS</sub> | Pulse duration, xCAS active (see Note 7) | 8      | 10000       | 10  | 10000       | 12  | 10000 | ns    |
| tWPE             | Pulse duration, W (output disable only)  | 7      |             | 7   |             | 7   |       | ns    |
| tCP              | Pulse duration, xCAS precharge           | 8      |             | 10  |             | 10  |       | пѕ    |
| <sup>t</sup> OCH | Setup time, OE before xCAS               | 8      |             | 10  |             | 10  |       | ns    |
| <sup>t</sup> OEP | Precharge time, OE (output disable only) | 5      |             | 5   |             | 5   |       | ns    |

NOTES: 4. With ac parameters, it is assumed that  $t_T = 2$  ns.

7. In a read-write cycle, t<sub>CWD</sub> and t<sub>CWL</sub> must be observed.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

|                   |   | '418169A-50<br>'42x169A/P-50 |                                       | '418169A-60<br>'42x169A/P-60 |         |      |         | UNIT |  |    |  |    |  |    |  |    |  |    |
|-------------------|---|------------------------------|---------------------------------------|------------------------------|---------|------|---------|------|--|----|--|----|--|----|--|----|--|----|
|                   |   | MIN                          | MAX                                   | MIN                          | MAX     | MIN  | MAX     |      |  |    |  |    |  |    |  |    |  |    |
| †RC               | Cycle time, read  | 84                           |                                       | 104                          |         | 124  |         | ns   |  |    |  |    |  |    |  |    |  |    |
| twc               | Cycle time, write   | 84                           | · · · · · · · · · · · · · · · · · · · | 104                          |         | 124  |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> RWC  | Cycle time, read-write  | 111                          |                                       | 135                          |         | 160  |         | ns   |  |    |  |    |  |    |  |    |  |    |
| tRASP             | Pulse duration, RAS active, page mode (see Note 8)              | 50                           | 100 000                               | 60                           | 100 000 | 70   | 100 000 | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> RAS  | Pulse duration, RAS active, nonpage mode (see Note 8)           | 50                           | 10 000                                | 60                           | 10 000  | 70   | 10 000  | ns   |  |    |  |    |  |    |  |    |  |    |
| t <sub>RP</sub>   | Pulse duration, RAS precharge                                   | 30                           |                                       | 40                           |         | 50   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>†</sup> WP   | Pulse duration, write command                                   | 8                            |                                       | 10                           |         | 10   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| †ASC              | Setup time, column address                                      | 0                            |                                       | 0                            |         | 0    |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> ASR  | Setup time, row address   | 0                            |                                       | 0                            |         | 0    |         | ns   |  |    |  |    |  |    |  |    |  |    |
| tDS               | Setup time, data in (see Note 9)                                | 0                            |                                       | 0                            |         | 0    |         | ns   |  |    |  |    |  |    |  |    |  |    |
| tRCS              | Setup time, read command  | 0                            |                                       | 0                            |         | 0    |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> CWL  | Setup time, write command before xCAS precharge                 | 8                            |                                       | 10                           |         | 12   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| †RWL              | Setup time, write command before RAS precharge                  | 8                            |                                       | 10                           |         | 10   |         | 10   |  | 10 |  | 10 |  | 10 |  | 12 |  | ns |
| twcs              | Setup time, write command before xCAS active (early-write only) | 0                            |                                       | 0                            |         | 0 0  |         | ns   |  |    |  |    |  |    |  |    |  |    |
| tWRP              | Setup time, write before RAS active (xCBR refresh only)         | 10                           |                                       | 10                           |         | 10   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| t <sub>CSR</sub>  | Setup time, xCAS referenced to RAS (xCBR refresh only)          | 5                            |                                       | 5                            | 5 5     |      |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> CAH  | Hold time, column address                                       | 8                            |                                       | 10                           |         | 0 12 |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> DH   | Hold time, data in (see Note 9)                                 | 8                            |                                       | 10                           | 10 12   |      |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> RAH  | Hold time, row address  | 8                            |                                       | 10 10                        |         | 10   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> RCH  | Hold time, read command referenced to xCAS (see Note 10)        | 0                            |                                       | 0 0                          |         |      | ns      |      |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> RRH  | Hold time, read command referenced to RAS (see Note 10)         | 0                            |                                       | 0 0                          |         |      | ns      |      |  |    |  |    |  |    |  |    |  |    |
| tWCH              | Hold time, write command during xCAS active (early-write only)  | 8                            |                                       | 10                           |         | 12   | ·       | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> CLCH | Hold time, xCAS low to xCAS high                                | 5                            |                                       | 5                            |         | 5    |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> RHCP | Hold time, RAS active from xCAS precharge                       | 28                           |                                       | 35                           |         | 40   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> OEH  | Hold time, OE command   | 13                           |                                       | 15                           |         | 18   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> ROH  | Hold time, RAS referenced to OE                                 | 8                            |                                       | 10                           |         | 10   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> CHS  | Hold time, xCAS after RAS (self refresh)                        | - 50                         |                                       | - 50                         |         | - 50 |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> WRH  | Hold time, write after RAS active (xCBR refresh only)           | 10                           |                                       | 10                           |         | 10   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> AWD  | Delay time, column address to write command (read-write only)   | 42                           | 42 49                                 |                              |         | 57   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| <sup>t</sup> CHR  | Delay time, xCAS referenced to RAS (xCBR refresh only)          | 8                            |                                       | 10                           |         | 10   |         | ns   |  |    |  |    |  |    |  |    |  |    |
| tCRP              | Delay time, xCAS precharge to RAS                               | 5                            |                                       | 5                            | ·       | 5    |         | ns   |  |    |  |    |  |    |  |    |  |    |
| tCMD              | Delay time, xCAS to write command (read-write operation only)   | 30                           |                                       | 34                           |         | 40   |         | ns   |  |    |  |    |  |    |  |    |  |    |

- NOTES: 4. With ac parameters, it is assumed that  $t_T = 2$  ns.
  - 8. In a read-write cycle, \( \overline{\text{RWD}} \) and \( \overline{\text{RWI}} \) must be observed.
    9. Referenced to the later of xCAS or W in write operations

  - 10. Either tBBH or tBCH must be satisfied for a read cycle.



# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4) (continued)

|                  |   |              | '418169A-50<br>'42x169A/P-50 |     |     |     | '418169A - 70<br>'42x169A/P-70 |     | UNIT |
|------------------|---|--------------|------------------------------|-----|-----|-----|--------------------------------|-----|------|
|                  |   |              | MIN                          | MAX | MIN | MAX | MIN                            | MAX |      |
| <sup>t</sup> OED | Delay time, OE to data in                             |              | 13                           |     | 15  |     | 18                             |     | ns   |
| tRAD             | Delay time, RAS to column address (see Note 11)       |              | 10                           | 25  | 12  | 30  | 12                             | 35  | ns   |
| tRAL             | Delay time, column address to RAS precharge           |              | 25                           |     | 30  |     | 35                             |     | ns   |
| <sup>t</sup> CAL | Delay time, column address to xCAS precharge          |              | 18                           |     | 20  |     | 25                             |     | ns   |
| tRCD             | Delay time, RAS to xCAS (see Note 11)                 |              | 12                           | 37  | 14  | 45  | 14                             | 52  | ns   |
| <sup>t</sup> RPC | Delay time, RAS precharge to xCAS                     |              | 5                            |     | 5   |     | 5                              |     | ns   |
| tRSH             | Delay time, xCAS active to RAS precharge              |              | 8                            |     | 10  |     | 12                             |     | ns   |
| tRWD             | Delay time, RAS active to write command (read-write   | only)        | 67                           |     | 79  |     | 92                             |     | ns   |
| tCPW             | Delay time, xCAS precharge to write command (read     | -write only) | 45                           |     | 54  |     | 62                             |     | ns   |
| tRASS            | Pulse duration, self-refresh entry from RAS (see Note | : 12)        | 100                          |     | 100 |     | 100                            |     | μs   |
| t <sub>RPS</sub> | Pulse duration, RAS precharge after self refresh      |              | 90                           |     | 110 |     | 130                            |     | ns   |
|                  |   | '418169A     |                              | 16  |     | 16  |                                | 16  | ms   |
|                  | Refresh time interval                                 | '428169A     |                              | 16  |     | 16  |                                | 16  | ms   |
| <sup>t</sup> REF | nerresh time interval                                 | '426169A     |                              | 64  |     | 64  |                                | 64  | ms   |
|                  |   | '42x169AP    |                              | 128 |     | 128 |                                | 128 | ms   |
| tΤ               | Transition time                                       |              | 2                            | 30  | 2   | 30  | 2                              | 30  | ns   |

NOTES: 4. With ac parameters, it is assumed that  $t_T = 2$  ns.

11. The maximum value is specified only to assure access time.

12. During the period of 10 μs ≤ t<sub>RASS</sub> ≤ 100 μs, the device is in transition state from normal operational mode to self-refresh mode.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4)

|                   |   | '4161 | 69A-50  | '4161 | 69A-60  | '4161 | 69A-70  |      |
|-------------------|---|-------|---------|-------|---------|-------|---------|------|
|                   |   | MIN   | MAX     | MIN   | MAX     | MIN   | MAX     | UNIT |
| <sup>t</sup> RC   | Cycle time, read  | 84    |         | 104   |         | 124   |         | ns   |
| ţΜC               | Cycle time, write   | 84    |         | 104   |         | 124   |         | ns   |
| <sup>t</sup> RWC  | Cycle time, read-write  | 111   |         | 135   |         | 160   |         | ns   |
| <sup>t</sup> RASP | Pulse duration, RAS active, page mode (see Note 8)              | 50    | 100 000 | 60    | 100 000 | 70    | 100 000 | ns   |
| <sup>t</sup> RAS  | Pulse duration, RAS active, nonpage mode (see Note 8)           | 50    | 10 000  | 60    | 10 000  | 70    | 10 000  | ns   |
| t <sub>RP</sub>   | Pulse duration, RAS precharge                                   | 30    |         | 40    |         | 50    |         | ns   |
| tWP               | Pulse duration, write command                                   | 8     |         | 10    |         | 10    |         | ns   |
| †ASC              | Setup time, column address                                      | 0     |         | 0     |         | 0     |         | ns   |
| <sup>t</sup> ASR  | Setup time, row address   | 0     |         | 0     |         | 0     |         | ns   |
| t <sub>DS</sub>   | Setup time, data in (see Note 9)                                | 0     |         | 0     |         | 0     |         | ns   |
| <sup>t</sup> RCS  | Setup time, read command  | 0     |         | 0     |         | 0     |         | ns   |
| <sup>†</sup> CWL  | Setup time, write command before xCAS precharge                 | 8     | ·       | 10    |         | 12    |         | ns   |
| tRWL              | Setup time, write command before RAS precharge                  | 8     |         | 10    |         | 12    |         | ns   |
| twcs              | Setup time, write command before xCAS active (early-write only) | 0     |         | 0     |         | 0     |         | ns   |
| tWRP              | Setup time, write before RAS active (xCBR refresh only)         | 10    |         | 10    |         | 10    |         | ns   |
| <sup>t</sup> CSR  | Setup time, xCAS referenced to RAS (xCBR refresh only)          | 5     |         | 5     |         | 5     |         | ns   |
| <sup>t</sup> CAH  | Hold time, column address                                       | 8     |         | 10    |         | 12    |         | ns   |
| <sup>t</sup> DH   | Hold time, data in (see Note 9)                                 | 8     |         | 10    |         | 12    |         | ns   |
| <sup>t</sup> RAH  | Hold time, row address  | 8     |         | 10    |         | 10 10 |         | ns   |
| <sup>t</sup> RCH  | Hold time, read command referenced to xCAS (see Note 10)        | 0     |         | 0     |         | 0 0   |         | ns   |
| <sup>t</sup> RRH  | Hold time, read command referenced to RAS (see Note 10)         | 0     |         | 0     |         | 0     |         | ns   |
| <sup>t</sup> WCH  | Hold time, write command during xCAS active (early-write only)  | 8     |         | 10    |         | 12    |         | ns   |
| <sup>t</sup> CLCH | Hold time, xCAS low to xCAS high                                | 5     |         | 5     |         | 5     |         | ns   |
| <sup>t</sup> RHCP | Hold time, RAS active from xCAS precharge                       | 28    |         | 35    |         | 40    |         | ns   |
| <sup>t</sup> OEH  | Hold time, OE command   | 13    |         | 15    |         | 18    |         | ns   |
| t <sub>ROH</sub>  | Hold time, RAS referenced to OE                                 | 8     |         | 10    |         | 10    |         | ns   |
| t <sub>CHS</sub>  | Hold time, xCAS after RAS (self refresh)                        | - 50  |         | - 50  |         | - 50  |         | ns   |
| tWRH              | Hold time, write after RAS active (xCBR refresh only)           | 10    |         | 10    |         | 10    |         | ns   |
| <sup>t</sup> AWD  | Delay time, column address to write command (read-write only)   | 42    |         | 49    | i       | 57    |         | ns   |
| <sup>t</sup> CHR  | Delay time, xCAS referenced to RAS (xCBR refresh only)          | 8     |         | 10    |         | 10    |         | ns   |
| tCRP              | Delay time, xCAS precharge to RAS                               | 5     |         | 5     |         | 5     |         | ns   |
| tCWD              | Delay time, xCAS to write command (read-write operation only)   | 30    |         | 34    |         | 40    |         | ns   |

NOTES: 4. With ac parameters, it is assumed that  $t_T = 2$  ns.

- 8. In a read-write cycle,  $t_{RWD}$  and  $t_{RWL}$  must be observed.
- 9. Referenced to the later of xCASor W in write operations
- 10. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



SMKS892B - AUGUST 1996 - REVISED MAY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4) (continued)

|   | '416169A-50<br>MIN MAX   |   | '416169A-50 '416169A-60   |   | '416169A-50  |  | A-70   | LIMIT |
|---|--|---|---|---|--|--|--|-------|
|   |  |   | MIN   | MAX   | MIN  | MAX  | UNIT   |       |
| Delay time, OE to data in                                     | 13   |   | 15  |   | 18   |  | ns   |       |
| Delay time, RAS to column address (see Note 11)               | 10   | 25  | 12  | 30  | 12   | 35   | ns   |       |
| Delay time, column address to RAS precharge                   | 25   |   | 30  |   | 35   |  | ns   |       |
| Delay time, column address to xCAS precharge                  | 18   |   | 20  |   | 25   |  | пѕ   |       |
| Delay time, RAS to xCAS (see Note 11)                         | 12   | 37  | 14  | 45  | 14   | 52   | ns   |       |
| Delay time, RAS precharge to XCAS                             | 5  |   | 5   |   | 5  |  | ns   |       |
| Delay time, xCAS active to RAS precharge                      | 8  |   | 10  |   | 12   |  | ns   |       |
| Delay time, RAS active to write command (read-write only)     | 67   |   | 79  |   | 92   |  | ns   |       |
| Delay time, xCAS precharge to write command (read-write only) | 45   |   | 54  |   | 62   |  | ns   |       |
| Pulse duration, self-refresh entry from RAS(see Note 12)      | 100  |   | 100   |   | 100  |  | μs   |       |
| Pulse duration, RAS precharge after self refresh              | 90   |   | 110   |   | 130  |  | ns   |       |
| Refresh time interval   |  | 64  |   | 64  |  | 64   | ms   |       |
| Transition time   | 2  | 30  | 2   | 30  | 2  | 30   | ns   |       |
|   | Delay time, RAS to column address (see Note 11)  Delay time, column address to RAS precharge  Delay time, column address to xCAS precharge  Delay time, RAS to xCAS (see Note 11)  Delay time, RAS precharge to xCAS  Delay time, xCAS active to RAS precharge  Delay time, RAS active to write command (read-write only)  Delay time, xCAS precharge to write command (read-write only)  Pulse duration, self-refresh entry from RAS (see Note 12)  Pulse duration, RAS precharge after self refresh  Refresh time interval | Delay time, OE to data in  Delay time, RAS to column address (see Note 11)  Delay time, column address to RAS precharge  Delay time, column address to xCAS precharge  Delay time, column address to xCAS precharge  18  Delay time, RAS to xCAS (see Note 11)  Delay time, RAS precharge to xCAS  Delay time, RAS precharge to xCAS  Delay time, xCAS active to RAS precharge  8  Delay time, RAS active to write command (read-write only)  Delay time, xCAS precharge to write command (read-write only)  Pulse duration, self-refresh entry from RAS (see Note 12)  Pulse duration, RAS precharge after self refresh  90  Refresh time interval | Delay time, OE to data in  Delay time, RAS to column address (see Note 11)  Delay time, column address to RAS precharge  Delay time, column address to XCAS precharge  Delay time, column address to XCAS precharge  18  Delay time, RAS to xCAS (see Note 11)  Delay time, RAS precharge to xCAS  Delay time, RAS precharge to XCAS  Delay time, XCAS active to RAS precharge  Belay time, XCAS active to write command (read-write only)  Delay time, XCAS precharge to write command (read-write only)  Pulse duration, self-refresh entry from RAS (see Note 12)  Pulse duration, RAS precharge after self refresh  Refresh time interval | MIN         MAX         MIN           Delay time, OE to data in         13         15           Delay time, RAS to column address (see Note 11)         10         25         12           Delay time, column address to RAS precharge         25         30           Delay time, column address to xCAS precharge         18         20           Delay time, RAS to xCAS (see Note 11)         12         37         14           Delay time, RAS precharge to xCAS         5         5         5           Delay time, xCAS active to RAS precharge         8         10           Delay time, RAS active to write command (read-write only)         67         79           Delay time, xCAS precharge to write command (read-write only)         45         54           Pulse duration, self-refresh entry from RAS (see Note 12)         100         100           Pulse duration, RAS precharge after self refresh         90         110           Refresh time interval         64 | MIN         MAX         MIN         MAX           Delay time, OE to data in         13         15           Delay time, RAS to column address (see Note 11)         10         25         12         30           Delay time, column address to RAS precharge         25         30         20           Delay time, column address to xCAS precharge         18         20         20           Delay time, column address to xCAS precharge         18         20         20           Delay time, column address to xCAS precharge         18         20         20           Delay time, RAS to xCAS (see Note 11)         12         37         14         45           Delay time, RAS precharge to xCAS         5         79         5         79         54         54         54         54         64         64         64         64         64         64         64         64 <t< td=""><td>MIN         MAX         MIN         MAX         MIN           Delay time, OE to data in         13         15         18           Delay time, RAS to column address (see Note 11)         10         25         12         30         12           Delay time, column address to RAS precharge         25         30         35           Delay time, column address to xCAS precharge         18         20         25           Delay time, RAS to xCAS (see Note 11)         12         37         14         45         14           Delay time, RAS precharge to xCAS         5         5         5         5         5           Delay time, xCAS active to RAS precharge         8         10         12           Delay time, RAS active to write command (read-write only)         67         79         92           Delay time, xCAS precharge to write command (read-write only)         45         54         62           Pulse duration, self-refresh entry from RAS (see Note 12)         100         100         100           Pulse duration, RAS precharge after self refresh         90         110         130           Refresh time interval         64         64</td><td>MIN         MAX         MIN         MAX         MIN         MAX           Delay time, OE to data in         13         15         18           Delay time, RAS to column address (see Note 11)         10         25         12         30         12         35           Delay time, column address to RAS precharge         25         30         35         62         2         2</td></t<> | MIN         MAX         MIN         MAX         MIN           Delay time, OE to data in         13         15         18           Delay time, RAS to column address (see Note 11)         10         25         12         30         12           Delay time, column address to RAS precharge         25         30         35           Delay time, column address to xCAS precharge         18         20         25           Delay time, RAS to xCAS (see Note 11)         12         37         14         45         14           Delay time, RAS precharge to xCAS         5         5         5         5         5           Delay time, xCAS active to RAS precharge         8         10         12           Delay time, RAS active to write command (read-write only)         67         79         92           Delay time, xCAS precharge to write command (read-write only)         45         54         62           Pulse duration, self-refresh entry from RAS (see Note 12)         100         100         100           Pulse duration, RAS precharge after self refresh         90         110         130           Refresh time interval         64         64 | MIN         MAX         MIN         MAX         MIN         MAX           Delay time, OE to data in         13         15         18           Delay time, RAS to column address (see Note 11)         10         25         12         30         12         35           Delay time, column address to RAS precharge         25         30         35         62         2         2 |       |

NOTES: 4. With ac parameters, it is assumed that  $t_T = 2$  ns.


ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



<sup>11.</sup> The maximum value is specified only to assure access time.

<sup>12.</sup> During the period of  $10 \mu s \le t_{PASS} \le 100 \mu s$ , the device is in transition state from normal operational mode to self-refresh mode

# PARAMETER MEASUREMENT INFORMATION




NOTE A: C<sub>L</sub> includes probe and fixture capacitance.

| DEVICE    | V <sub>CC</sub> (V) | R1 (Ω) | <b>R2 (</b> Ω) | V <sub>TH</sub> (V) | RL (Ω) |
|-----------|---------------------|--------|----------------|---------------------|--------|
| 41x169A   | 5                   | 828    | 295            | 1.31                | 218    |
| 42x169A/P | 3.3                 | 1178   | 868            | 1.4                 | 500    |

Figure 2. Load Circuits for Timing Parameters

SMKS892B - AUGUST 1996 - REVISED MAY 199

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first xCASgoing low, the parameter tCLCH must be met.

- B. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.

Figure 3. Read-Cycle Timing



# PARAMETER MEASUREMENT INFORMATION twc RAS tRAS -- tRP <sup>t</sup>RCD **UCAS** See Note B t<sub>CAS</sub> <sup>t</sup>CLCH tCP (see Note A) See Note B **LCAS** <sup>⊹</sup> tasr **tCRP** tCSH **tRSH** <sup>t</sup>RAH tasc → **tCAL** <sup>t</sup>RAL Don't Care **Address** Row Column tcwL → (see Note C) - t<sub>RAD</sub> —▶ - tRWL Don't Care Don't Care twp - tDH -DQ0-DQ15 Don't Care Valid Data In Don't Care tos --- toED → <sup>t</sup>OEH ŌE Don't Care

NOTES: A. To hold the address latched by the first xCASgoing low, the parameter t<sub>CLCH</sub> must be met.

B. xCAS order is arbitrary.


C. towL must be satisfied for each xCAS to write properly to each byte.

Figure 4. Write-Cycle Timing



SMKS892B - AUGUST 1996 - REVISED MAY 1997

### PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first xCASgoing low, the parameter tCLCH must be met.

- B. xCAS order is arbitrary.
- C. tWCS and tWCH must be satisfied for each xCAS
- D. t<sub>DS</sub> and t<sub>DH</sub> of a DQ input is referenced to the corresponding xCAS
- E. t<sub>CWL</sub> must be satisfied for each xCAS to properly write to each byte.

Figure 5. Early-Write-Cycle Timing



# PARAMETER MEASUREMENT INFORMATION




NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing

SMKS892B - AUGUST 1996 - REVISED MAY 1997

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first xCASgoing low, the parameter to CH must be met.


- B. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.
- C. Access time is t<sub>CPA</sub>-, t<sub>AA</sub>-, or t<sub>CAC</sub>-dependent.
- D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write timing specifications are not violated.
- F.  $\overline{xCAS}$  order is arbitrary.

Figure 7. EDO Read-Cycle Timing (See Note E)



SMKS892B - AUGUST 1996 - REVISED MAY 1997

### PARAMETER MEASUREMENT INFORMATION




NOTE A: Output is turned off by CEZ if RAS goes high during xCAS low.

Figure 8. EDO Read-Cycle Timing With OE Control

SMKS892B - AUGUST 1996 - REVISED MAY 1997


### PARAMETER MEASUREMENT INFORMATION



NOTE A: Output is turned off by the RAS goes high during xCAS low.

Figure 9. EDO Read-Cycle Timing With W Control

SMKS892B ~ AUGUST 1996 ~ REVISED MAY 1997



NOTES: A. To hold the address latched by the first xCASgoing low, the parameter t<sub>CLCH</sub> must be met.

Figure 10. EDO Write-Cycle Timing




B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write timing specifications are not violated.

C. xCAS order is arbitrary.

SMKS892B - AUGUST 1996 - REVISED MAY 1997

### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. To hold the address latched by the first xCASgoing low, the parameter to LCH must be met.
  - B. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write timing specifications are not violated.
  - C. xCAS order is arbitrary.
  - D. twcs and twch must be satisfied for each xCAS in an early-write cycle.
  - E. tos and toh of a DQ input are referenced to the corresponding xCAS
  - F.  $t_{CWL}$  must be satisfied for each  $\overline{xCAS}$  to ensure proper writing to each byte.

Figure 11. EDO Early Write-Cycle Timing (See Note B)



### PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first xCASgoing low, the parameter tCLCH must be met.

- B. Access time is tCPA-, tAA-, or tCAC-dependent.
- C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
- D. xCAS order is arbitrary.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are not violated.
- F. t<sub>CAC</sub> is measured from xCAS to its corresponding DQx.

Figure 12. EDO Read-Modify-Write-Cycle Timing (See Note E)



### PARAMETER MEASUREMENT INFORMATION



NOTE A: Both LCAS and UCAS must be high.

Figure 13. RAS-Only Refresh-Cycle Timing



SMKS892B - AUGUST 1996 - REVISED MAY 1997

# PARAMETER MEASUREMENT INFORMATION




Figure 14. Hidden-Refresh-Cycle (Read) Timing

# PARAMETER MEASUREMENT INFORMATION





Figure 15. Hidden-Refresh Cycle (Write) Timing



NOTE A: Any xCAS can be used. If both UCAS and LCAS are used, both must satisfy to share used.

Figure 16. Automatic (xCBR) Refresh-Cycle Timing



SMKS892B - AUGUST 1996 - REVISED MAY 1997

# PARAMETER MEASUREMENT INFORMATION




Figure 17. Self-Refresh-Cycle Timing




SMKS892B - AUGUST 1996 - REVISED MAY 1997

### **MECHANICAL DATA**

### DGE (R-PDSO-G44/50)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

SMKS892B - AUGUST 1996 - REVISED MAY 1997

### **MECHANICAL DATA**

# DZ (R-PDSO-J42)

### PLASTIC SMALL-OUTLINE J-LEAD PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

# device symbolization (TMS418169A illustrated)

