


3V 512K x 8/256K × 16 CMOS Flash EEPROM

Features

- Organization: 512Kx8/256Kx16
- Sector architecture
 - One 16K; two 8K; one 32K; and seven 64K byte sectors
 - One 8K; two 4K; one 16K; and seven 32K word sectors
- Boot code sector architecture—T (top) or B (bottom)
- Erase any combination of sectors or full chip
- Single 2.7-3.6V power supply for read/write operations
- Sector protection
- High speed 70/80/90/120 ns address access time
- Automated on-chip programming algorithm
- Automatically programs/verifies data at specified address
- Automated on-chip erase algorithm
 - Automatically preprograms/erases chip or specified sectors
- Hardware **RESET** pin
 - Resets internal state machine to read mode
- Low power consumption

Logic block diagram


- 200 nA typical automatic sleep mode current
- 200 nA typical standby current
- 10 mA typical read current
- JEDEC standard software, packages and pinouts
 - 48-pin TSOP
 - 44-pin SO; availability TBD
 - 48-pin BGA
- Detection of program/erase cycle completion
 - DQ7 DATA polling
 - DQ6 toggle bit
 - DQ2 toggle bit
- RY/BY output
- Erase suspend/resume
- Supports reading data from or programming data to a sector not being erased
- Low V_{CC} write lock-out below 1.5V
- 10 year data retention at 150C
- 100,000 write/erase cycle endurance



Selection guide

		29LV400-70	29LV400-80	29LV400-90	29LV400-120	Unit
Maximum access time	t _{AA}	70	80	90	120	ns
Maximum chip enable access time	t _{CE}	70	80	90	120	ns
Maximum output enable access time	t _{OE}	30	30	35	50	ns

Alliance Semiconductor



Functional description

The AS29LV400 is an 4 megabit, 3.0 volt Flash memory organized as 512Kbyte of 8 bits/256Kbytes of 16 bits each. For flexible Erase and Program capability, the 4 megabits of data is divided into eleven sectors: one 16K, two 8K, one 32K, and seven 64k byte sectors; or one 8K, two 4K, one 16K, and seven 32K word sectors. The ×8 data appears on DQ0–DQ7; the ×16 data appears on DQ0–DQ15. The AS29LV400 is offered in JEDEC standard 48-pin TSOP, 44-pin SO and 48-pin BGA. This device is designed to be programmed and erased with a single 3.0V V_{CC} supply. The device can also be reprogrammed in standard EPROM programmers.

The AS29LV400 offers access times of 70/80/90/120 ns, allowing 0-wait state operation of high speed microprocessors. To eliminate bus contention the device has separate chip enable (CE), write enable (WE), and output enable (OE) controls. Word mode (×16 output) is selected by BYTE = high. Byte mode (×8 output) is selected by BYTE = low.

The AS29LV400 is fully compatible with the JEDEC single power supply Flash standard. The device uses standard microprocessor write timings to send Write commands to the register. An internal state-machine uses register contents to control the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the Programming and Erase operations. Data is read in the same manner as other Flash or EPROM devices. Use the Program command sequence to invoke the on-chip programming algorithm that automatically times the program pulse widths, and verifies proper cell margin. Use the Erase command sequence to invoke the automated on-chip erase algorithm that preprograms the sector when it is not already programmed before executing the erase operation. The Erase command also times the erase pulse widths and verifies the proper cell margins.

Boot sector architecture enables the system to boot from either the top (AS29LV400T) or the bottom (AS29LV400B) sector. Sector erase architecture allows specified sectors of memory to be erased and reprogrammed without altering data in other sectors. A sector typically erases and verifies within 1.0 seconds. Hardware sector protection disables both the Program and the Erase operations in all, or any combination of the eleven sectors. The device provides true background erase with Erase Suspend, which puts erase operations on hold to either read data from, or program data to, a sector that is not being erased. The Chip Erase command will automatically erase all unprotected sectors.

When shipped from the factory, AS29LV400 is fully erased (all bits = 1). The programming operation sets bits to 0. Data is programmed into the array one byte at a time in any sequence and across sector boundaries. A sector must be erased to change bits from 0 to 1. Erase returns all bytes in a sector to the erased state (all bits = 1). Each sector is erased individually with no effect on other sectors.

The device features a single 3.0V power supply operation for Read, Write, and Erase functions. Internally generated and regulated voltages are provided for the Program and Erase operations. A low V_{CC} detector automatically inhibits write operations during power transtitions. The RY/BY pin, DATA polling of DQ7, or toggle bit (DQ6) may be used to detect the end of the program or to erase operations. The device automatically resets to the Read mode after the Program or Erase operations are completed. DQ2 indicates which sectors are being erased.

The AS29LV400 resists accidental erasure or spurious programming signals resulting from power transitions. The Control register architecture permits alteration of memory contents only when successful completion of specific command sequences has occured. During power up, the device is set to Read mode with all Program/Erase commands disabled if V_{CC} is less than V_{LKO} (lockout voltage). The command registers are not affected by noise pulses of less than 5 ns on \overline{OE} , \overline{CE} , or WE. To initiate Write commands, \overline{CE} and WE must be a logical zero and \overline{OE} a logical 1.

When the device's hardware **RESET** pin is driven low, any Program/Erase operation in progress is terminated and the internal state machine is reset to Read mode. If the **RESET** pin is tied to the system reset circuitry and a system reset occurs during an automated on-chip Program/Erase algorithm, the operating data in the address locations may become corrupted and require rewriting. Resetting the device enables the system's microprocessor to read boot-up firmware from the Flash memory.

The AS29LV400 uses Fowler-Nordheim tunnelling to electrically erase all bits within a sector simultaneously. Bytes are programmed one at a time using the EPROM programming mechanism of hot electron injection.



Operating modes

Operating modes									
Mode	CE	OE	WE	A0	A1	A6	A9	RESET	DQ
ID read MFR code	L	L	Н	L	L	L	V _{ID}	Н	Code
ID read device code	L	L	Н	Н	L	L	V _{ID}	Н	Code
Read	L	L	Н	A0	A1	A6	A9	Н	D _{OUT}
Standby	Н	Х	Х	Х	Х	Х	Х	Н	High Z
Output disable	L	Н	Н	Х	Х	Х	Х	Н	High Z
Write	L	Н	L	A0	A1	A6	A9	Н	D _{IN}
Enable sector protect	L	V _{ID}	Pulse/L	L	Η	L	V _{ID}	Н	Х
Sector unprotect	L	V _{ID}	Pulse/L	L	Н	Н	V _{ID}	Н	Х
Temporary sector unprotect	Х	Х	Х	Х	Х	Х	Х	V _{ID}	Х
Verify sector protect [†]	L	L	Н	L	Н	L	V _{ID}	Н	Code
Verify sector unprotect [†]	L	L	Н	L	Н	Н	V _{ID}	Н	Code
Hardware Reset	Х	Х	Х	Х	Х	Х	Х	L	High Z

 $\begin{array}{l} L = Low \; (<\!V_{I\!L}) = logic \; 0; \; H = High \; (>\!V_{I\!H}) = logic \; 1; \; V_{I\!D} = 10.0 \pm 1.0V; \; X = don't \; care. \\ In \times 16 \; mode, \; BYTE = V_{I\!H}. \; In \; \times 8 \; mode, \; BYTE = V_{I\!L} \; with \; DQ8-DQ14 \; in \; high \; Z \; and \; DQ15 = A-1. \\ \end{array}$

[†]Verification of sector protect/unprotect during A9 = V_{ID}

Mode definitions

Item	Description
ID MFR code, device code	Selected by $A9 = V_{ID}(9.5V-10.5V)$, $\overline{CE} = \overline{OE} = A1 = A6 = L$, enabling outputs. When A0 is low (V_{II}) the output data = 52h, a unique Mfr. code for Alliance Semiconductor Flash products. When A0 is high (V_{IH}), D_{OUT} represents the device code for the AS29LV400.
Read mode	Selected with $\overline{CE} = \overline{OE} = L$, $\overline{WE} = H$. Data is valid in t_{ACC} time after addresses are stable, t_{CE} after \overline{CE} is low and t_{OE} after \overline{OE} is low.
Standby	Selected with $\overline{CE} = H$. Part is powered down, and I_{CC} reduced to <1.0 µA when $\overline{CE} = V_{CC} \pm 0.3V = \overline{RESET}$. If activated during an automated on-chip algorithm, the device completes the operation before entering standby.
Output disable	Part remains powered up; but outputs disabled with OE pulled high.
Write	Selected with $\overline{CE} = \overline{WE} = L$, $\overline{OE} = H$. Accomplish all Flash erasure and programming through the command register. Contents of command register serve as inputs to the internal state machine. Address latching occurs on the falling edge of WE or \overline{CE} , whichever occurs later. Data latching occurs on the rising edge WE or \overline{CE} , whichever occurs first. Filters on WE prevent spurious noise events from appearing as write commands.
Enable sector protect	Hardware protection circuitry implemented with external programming equipment causes the device to disable program and erase operations for specified sectors. For in-system sector protection, refer to Sector protect algorithm on page 12.
Sector unprotect	Disables sector protection for all sectors using external programming equipment. All sectors must be protected prior to sector unprotection. For in-system sector unprotection, refer to Sector unprotect algorithm on page 12.
Verify sector protect/ unprotect	Verifies write protection for sector. Sectors are protected from program/erase operations on commercial programming equipment. Determine if sector protection exists in a system by writing the ID read command sequence and reading location XXX02h, where address bits A12–17 select the defined sector addresses. A logical 1 on DQ0 indicates a protected sector; a logical 0 indicates an unprotected sector.
Temporary sector unprotect	Temporarily disables sector protection for in-system data changes to protected sectors. Apply $+10V$ to RESET to activate temporary sector unprotect mode. During temporary sector unprotect mode, program protected sectors by selecting the appropriate sector address. All protected sectors revert to protected state on removal of $+10V$ from RESET.



Item	Description
RESET	Resets the interal state machine to read mode. If device is programming or erasing when $\overline{\text{RESET}} = L$, data may be corrupted.
Deep power down	Hold $\overline{\text{RESET}}$ low to enter deep power down mode (<1 μ A). Recovery time to start of first read cycle is 50ns.
Automatic sleep mode	Enabled automatically when addresses remain stable for 300ns. Typical current draw is 1 μ A. Existing data is available to the system during this mode. If an address is changed, automatic sleep mode is disabled and new data is returned within standard access times.

Flexible sector architecture

	Bottom boot	sector architecture (A	S29LV400B)	Top boot see	ctor architecture (AS2	29LV400T)
Sector	×8	×16	Size (Kbytes)	×8	×16	Size (Kbytes)
0	00000h-03FFFh	00000h-01FFFh	16	00000h-0FFFFh	00000h-07FFFh	64
1	04000h-05FFFh	02000h-02FFFh	8	10000h-1FFFFh	08000h-0FFFFh	64
2	06000h-07FFFh	03000h-03FFFh	8	20000h-2FFFFh	10000h-17FFFh	64
3	08000h-0FFFFh	04000h-07FFFh	32	30000h-3FFFFh	18000h–1FFFFh	64
4	10000h-1FFFFh	08000h-0FFFFh	64	40000h-4FFFFh	20000h-27FFFh	64
5	20000h-2FFFFh	10000h-17FFFh	64	50000h-5FFFFh	28000h-2FFFFh	64
6	30000h-3FFFFh	18000h–1FFFFh	64	60000h-6FFFFh	30000h-37FFFh	64
7	40000h-4FFFFh	20000h-27FFFh	64	70000h-77FFFh	38000h-3BFFFh	32
8	50000h-5FFFFh	28000h-2FFFFh	64	78000h-79FFFh	3C000h-3CFFFh	8
9	60000h-6FFFFh	30000h-37FFFh	64	7A000h-7BFFFh	3D000h-3DFFFh	8
10	70000h-7FFFFh	38000h-3FFFFh	64	7C000h-7FFFFh	3E000h-3FFFFh	16

In word mode, there are one 8K word, two 4K word, one 16K word, and seven 32K word sectors. Address range is A17–A-1 if $\overline{BYTE} = V_{IL}$; address range is A17–A0 if $\overline{BYTE} = V_{IL}$.

ID Sector address table

	Bottom boot sector address (AS29LV400B)						
Sector	A17	A16	A15	A14	A13	A12	
0	0	0	0	0	0	Х	
1	0	0	0	0	1	0	
2	0	0	0	0	1	1	
3	0	0	0	1	Х	Х	
4	0	0	1	Х	Х	Х	
5	0	1	0	Х	Х	Х	
6	0	1	1	Х	Х	Х	
7	1	0	0	Х	Х	Х	
8	1	0	1	Х	Х	Х	
9	1	1	0	Х	Х	Х	
10	1	1	1	Х	Х	Х	

Top boot sector address (AS29LV400T)

		(2011 10		
A17	A16	A15	A14	A13	A12
0	0	0	Х	Х	Х
0	0	1	Х	Х	Х
0	1	0	Х	Х	Х
0	1	1	Х	Х	Х
1	0	0	Х	Х	Х
1	0	1	Х	Х	Х
1	1	0	Х	Х	Х
1	1	1	0	Х	Х
1	1	1	1	0	0
1	1	1	1	0	1
1	1	1	1	1	Х



READ codes

Mode		A17-A12	A6	A1	A0	Code
MFR code (Alliance Semiconductor)		Х	L	L	L	52h
	×8 T boot	Х	L	L	Н	B9h
Device and	×8 B boot	Х	L	L	Н	BAh
Device code	×16 T boot	Х	L	L	Н	22B9h
	×16 B boot	Х	L	L	Н	22BAh
Sector protection		Sector address	L	Н	L	01h protected 00h unprotected

 $\overline{\text{Key: } L = \text{Low } (<V_{II}); H = \text{High } (>V_{IH}); X = \text{Don't care}}$



Command format

~		Required	1st bus	cycle	2nd bus	cycle	3rd bus	cycle	4th bus	cycle	5th bus	cycle	6th bus	cycle
Comm sequer		bus write cycles	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Reset/Re	ad	1	XXXh	F0h	Read Address	Read Data								
Reset/	×16	- 3	555h	AAh	2AAh	55h	555h	F0h	Read Address	Read				
Read	×8	0	AAAh		555h	0011	AAAh	1011	ivela maaress	Data				
	×16		555h	AAh	2AAh	55h	555h	90h	01h Device code	22B9h (T) 22BAh (B)				
	×8		AAAh	AAII	555h	5511	AAAh	9011	02h Device code	B9h(T) BAh(B)				
A	×16		555h	4.41	2AAh	r r 1	555h	0.01	00h	0052h				
Autosele ct	×8	3	AAAh	AAh	555h	55h	AAAh	90h	MFR code	52h				
ID Read	×16		555h		2AAh		555h		XXX02h Sector protection		protected unprotected			
	×8	-	AAAh	AAh	555h	55h	AAAh	90h	XXX04h Sector protection	0001h=p 0000h=u	protected inprotected			
D	×16		555h		2AAh	r r 1	555h	A0h	Program	Program				
Program	×8	4	AAAh	AAh	555h	55h	AAAh	AUN	Address	Data				
Unlock	×16		555	1	2AA		555	0.01						
bypass	×8	3	AAA	AAh	555	55h	AAA	20h						
Unlock b program		2	XXX	A0h	Program address	Program data								
Unlock b reset	oypass	2	XXX	90h	XXX	00h								
Chip	×16	0	555h	1	2AAh	r r 1	555h	0.01	555h	4.41	2AAh	r r 1	555h	101
Erase	×8	6	AAAh	AAh	555h	55h	AAAh	80h	AAAh	AAh	555h	55h	AAAh	10h
Sector	$\times 16$		555h	AAL	2AAh	E E L	555h	90h	555h	4.4.1	2AAh	551	Sector	201
Erase	×8	6	AAAh	AAh	555h	55h	AAAh	80h	AAAh	AAh	555h	55h	Address	30h
Sector Er Suspend	ase	1	XXXh	BOh										
Sector Era Resume	ase	1	XXXh	30h										

1 Bus operations defined in "Mode definitions," on page 3.

2 Reading from and programming to non-erasing sectors allowed in Erase Suspend mode.

3 Address bits A11-A17 = X = Don't Care for all address commands except where Program Address and Sector Address are required.

4 Data bits DQ15-DQ8 are don't care for unlock and command cycles.

5 The Unlock Bypass command must be initiated before the Unlock Bypass Program command.

6 The Unlock Bypass Reset command returns the device to reading array data when it is in the unlock bypass mode.

®_____

Command definitions


Item	Description
Reset/Read	Initiate read or reset operations by writing the Read/Reset command sequence into the command register. This allows the microprocessor to retrieve data from the memory. Device remains in read mode until command register contents are altered.
	Device automatically powers up in read/reset state. This feature allows only reads, therefore ensuring no spurious memory content alterations during power up.
	AS29LV400 provides manufacturer and device codes in two ways. External PROM programmers typically access the device codes by driving +10V on A9. AS29LV400 also contains an ID Read command to read the device code with only +3V, since multiplexing +10V on address lines is generally undesirable.
ID Read	Initiate device ID read by writing the ID Read command sequence into the command register. Follow with a read sequence from address XXX00h to return MFR code. Follow ID Read command sequence with a read sequence from address XXX01h to return device code.
	To verify write protect status on sectors, read address XXX02h. Sector addresses A17–A12 produce a 1 on DQ0 for protected sector and a 0 for unprotected sector.
	Exit from ID read mode with Read/Reset command sequence.
Hardware Reset	Holding RESET low for 500 ns resets the device, terminating any operation in progress; data handled in the operation is corrupted. The internal state machine resets 20 µs after RESET is driven low. RY/BY remains low until internal state machine resets. After RESET is set high, there is a delay of 50 ns for the device to permit read operations.
	Programming the AS29LV400 is a four bus cycle operation performed on a byte-by-byte or word- by-word basis. Two unlock write cycles precede the Program Setup command and program data write cycle. Upon execution of the program command, no additional CPU controls or timings are necessary. Addresses are latched on the falling edge of CE or WE, whichever is last; data is latched on the rising edge of CE or WE, whichever is first. The AS29LV400's automated on-chip program algorithm provides adequate internally-generated programming pulses and verifies the programmed cell margin.
Byte/word Programming	Check programming status by sampling data on the RY/BY pin, or either the DATA polling (DQ7) or toggle bit (DQ6) at the program address location. The programming operation is complete if DQ7 returns equivalent data, if DQ6 = no toggle, or if RY/BY pin = high.
	The AS29LV400 ignores commands written during programming. A hardware reset occurring during programming may corrupt the data at the programmed location.
	AS29LV400 allows programming in any sequence, across any sector boundary. Changing data from 0 to 1 requires an erase operation. Attempting to program data 0 to 1 results in either $DQ5 = 1$ (exceeded programming time limits); reading this data after a read/reset operation returns a 0. When programming time limit is exceeded, DQ5 reads high, and DQ6 continues to toggle. In this state, a Reset command returns the device to read mode.



Item	Description
	The unlock bypass feature increases the speed at which the system programs bytes or words to the device because it bypasses the first two unlock cycles of the standard program command sequence.
	To initiate the unlock bypass command sequence, two unlock cycles must be written, then followed by a third cycle which has the unlock bypass command, 20h.
Unlock Bypass Command Sequence	The device then begins the unlock bypass mode. In order to program in this mode, a two cycle unlock bypass program sequence is required. The first cycle has the unlock bypass program command, A0h. It is followed by a second cycle which has the program address and data. To program additional data, the same sequence must be followed.
	The unlock bypass mode has two valid commands, the Unlock Bypass Program command and the Unlock Bypass Reset command. The only way the system can exit the unlock bypass mode is by issuing the unlock bypass reset command sequence. This sequence involves two cycles. The first cycle contains the data, 90h. The second cycle contains the data 00h. Addresses are don't care for both cycles. The device then returns to reading array data.
	Chip erase requires six bus cycles: two unlock write cycles; a setup command, two additional unlock write cycles; and finally the Chip Erase command.
Chip Erase	Chip erase does not require logical 0s to be written prior to erasure. When the automated on-chip erase algorithm is invoked with the Chip Erase command sequence, AS29LV400 automatically programs and verifies the entire memory array for an all-zero pattern prior to erase. The 29LV400 returns to read mode upon completion of chip erase unless DQ5 is set high as a result of exceeding time limit.
	Sector erase requires six bus cycles: two unlock write cycles, a setup command, two additional unlock write cycles, and finally the Sector Erase command. Identify the sector to be erased by addressing any location in the sector. The address is latched on the falling edge of \overline{WE} ; the command, 30h is latched on the rising edge of \overline{WE} . The sector erase operation begins after a sector erase time-out.
Sector Erase	To erase multiple sectors, write the Sector Erase command to each of the addresses of sectors to erase after following the six bus cycle operation above. Timing between writes of additional sectors must be less than the erase time-out period, or the AS29LV400 ignores the command and erasure begins. During the time-out period any falling edge of WE resets the time-out. Any command (other than Sector Erase or Erase Suspend) during time-out period resets the AS29LV400 to read mode, and the device ignores the sector erase command string. Erase such ignored sectors by restarting the Sector Erase command on the ignored sectors.
	The entire array need not be written with 0s prior to erasure. AS29LV400 writes 0s to the entire sector prior to electrical erase; writing of 0s affects only selected sectors, leaving non-selected sectors unaffected. AS29LV400 requires no CPU control or timing signals during sector erase operations.
	Automatic sector erase begins after sector erase time-out from the last rising edge of WE from the sector erase command stream and ends when the DATA polling (DQ7) is logical 1. DATA polling address must be performed on addresses that fall within the sectors being erased. AS29LV400 returns to read mode after sector erase unless DQ5 is set high by exceeding the time limit.



Item	Description
item	Erase Suspend allows interruption of sector erase operations to read data from or program data to a sector not being erased. Erase suspend applies only during sector erase operations, including the time-out period. Writing an Erase Suspend command during sector erase time-out results in immediate termination of the time-out period and suspension of erase operation.
	AS29LV400 ignores any commands during erase suspend other than Read/Reset, Program or Erase Resume commands. Writing the Erase Resume Command continues erase operations. Addresses are Don't Care when writing Erase Suspend or Erase Resume commands.
Erase Suspend	AS29LV400 takes 0.2–15 μ s to suspend erase operations after receiving Erase Suspend command. To determine completion of erase suspend, either check DQ6 after selecting an address of a sector not being erased, or poll RY/BY. Check DQ2 in conjunction with DQ6 to determine if a sector is being erased. AS29LV400 ignores redundant writes of Erase Suspend.
	While in erase-suspend mode, AS29LV400 allows reading data (erase-suspend-read mode) from or programming data (erase-suspend-program mode) to any sector not undergoing sector erase; these operations are treated as standard read or standard programming mode. AS29LV400 defaults to erase-suspend-read mode while an erase operation has been suspended.
	Write the Resume command 30h to continue operation of sector erase. AS29LV400 ignores redundant writes of the Resume command. AS29LV400 permits multiple suspend/resume operations during sector erase.
Sector Protect	When attempting to write to a protected sector, DATA polling and Toggle Bit 1 (DQ6) are activated for about $<1 \mu$ s. When attempting to erase a protected sector, DATA polling and Toggle Bit 1 (DQ6) are activated for about $<5 \mu$ s. In both cases, the device returns to read mode without altering the specified sectors.
Ready/Busy	RY/BY indicates whether an automated on-chip algorithm is in progress (RY/BY = low) orcompleted (RY/BY = high). The device does not accept Program/Erase commands whenRY/BY = low. RY/BY = high when device is in erase suspend mode. RY/BY = high when deviceexceeds time limit, indicating that a program or erase operation has failed. RY/BY is an open drainoutput, enabling multiple RY/BY pins to be tied in parallel with a pull up resistor to V _{CC} .



Alliance Semiconductor

R

Status operations	
DATA polling (DQ7)	Only active during automated on-chip algorithms or sector erase time outs. DQ7 reflects complement of data last written when read during the automated on-chip program algorithm (0 during erase algorithm); reflects true data when read after completion of an automated on-chip program algorithm (1 after completion of erase agorithm).
Toggle bit 1 (DQ6)	Active during automated on-chip algorithms or sector erase time outs. DQ6 toggles when \overline{CE} or \overline{OE} toggles, or an Erase Resume command is invoked. DQ6 is valid after the rising edge of the fourth pulse of WE during programming; after the rising edge of the sixth WE pulse during chip erase; after the last rising edge of the sector erase WE pulse for sector erase. For protected sectors, DQ6 toggles for <1 µs during program mode writes, and <5 µs during erase (if all selected sectors are protected).
Exceeding time limit (DQ5)	Indicates unsuccessful completion of program/erase operation (DQ5 = 1). DATA polling remains active. If DQ5 = 1 during chip erase, all or some sectors are defective; during byte programming or sector erase, the sector is defective (in this case, reset the device and execute a program or erase command sequence to continue working with functional sectors). Attempting to program 0 to 1 will set DQ5 = 1.
Sector erase timer (DQ3)	Checks whether sector erase timer window is open. If $DQ3 = 1$, erase is in progress; no commands will be accepted. If $DQ3 = 0$, the device will accept sector erase commands. Check DQ3 before and after each Sector Erase command to verify that the command was accepted.
Toggle bit 2 (DQ2)	During sector erase, DQ2 toggles with \overline{OE} or \overline{CE} only during an attempt to read a sector being erased. During chip erase, DQ2 toggles with \overline{OE} or \overline{CE} for all addresses. If DQ5 = 1, DQ2 toggles only at sector addresses where failure occurred, and will not toggle at other sector addresses. Use DQ2 in conjunction with DQ6 to determine whether device is in auto erase or erase suspend mode.

Write operation status

	Status	DQ7	DQ6	DQ5	DQ3	DQ2	RY/BY
Standard mode	Auto programming	DQ7	Toggle	0	N/A	No toggle	0
Stanuaru moue	Program/erase in auto erase	0	Toggle	0	1	$Toggle^\dagger$	0
	Read erasing sector	1	No toggle	0	N/A	Toggle	1
Erase suspend mode	Read non-erasing sector	Data	Data	Data	Data	Data	1
	Program in erase suspend	DQ7	Toggle	0	N/A	$Toggle^\dagger$	0
	Auto programming (byte)	DQ7	Toggle	1	N/A	No toggle	1
Exceeded time limits	Program/erase in auto erase	0	Toggle	1	N/A	$Toggle^\dagger$	1
	Program in erase suspend (non-erase suspended sector)	DQ7	Toggle	1	N/A	No toggle	1

DQ2 toggles when an erase-suspended sector is read repeatedly.


DQ6 toggles when any address is read repeatedly.

DQ2 = 1 if byte address being programmed is read during erase-suspend program mode.

[†]DQ2 toggles when the read address applied points to a sector which is undergoing erase, suspended erase, or a failure to erase.




Automated on-chip programming algorithm





×16 mode (address/data):

Program command sequence




Automated on-chip erase algorithm






555h/10h



Sector address/30h

[†] The system software should check the status of DQ3 prior to and following each subsequent sector erase command to ensure command completion. The device may not have accepted the command if DQ3 is high on second status check.









Toggle bit algorithm

Data polling algorithm





- † VA = Byte address for programming VA = any of the sector addresses within the sector being erased during Sector Erase. VA = valid address equals any non-protected sector group address during Chip Erase.
- [‡] DQ7 rechecked even if DQ5 = 1 because DQ5 and DQ7 may not change simultaneously.

[†]DQ6 rechecked even if DQ5 = 1 because DQ6 may stop toggling when DQ5 changes to 1.

R


DC electrical characteristics				$V_{CC} = 2$	2.7–3.6V
Parameter	Symbol	Test conditions	Min	Max	Unit
Input load current	I_{LI}	$V_{IN} = V_{SS}$ to $V_{CC},V_{CC} = V_{CC}$ max	-	± 1	μΑ
A9 Input load current	I _{LIT}	$V_{CC} = V_{CC MAX}$, A9 = 10V		35	μΑ
Output leakage current	I _{LO}	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC MAX}$	-	± 1	μΑ
Active current, read @ 5MHz	I _{CC1}	$\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH}$	-	20	mA
Active current, program/erase	I _{CC2}	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	-	100	mA
Automatic sleep mode*	I _{CC3}	$\begin{array}{l} \textbf{CE} = \textbf{V}_{IL}, \ \textbf{OE} = \textbf{V}_{IH}; \\ \textbf{V}_{IL} = \textbf{0.3V}, \ \textbf{V}_{IH} = \textbf{V}_{CC} - \textbf{0.3V} \end{array}$	-	5	μΑ
Standby current	I _{SB}	$\overline{\text{CE}} = \text{V}_{\text{CC}}$ - 0.3V, $\overline{\text{RESET}} = \text{V}_{\text{CC}}$ 3V	-	5	μΑ
Deep power down current ³	I _{PD}	$\overline{\text{RESET}} = 0.3 \text{V}$	-	5	μΑ
Input low voltage	V _{IL}		-0.5	0.8	V
Input high voltage	V _{IH}		0.7×V _{CC}	$V_{CC} + 0.3$	V
Output low voltage	V _{OL}	$I_{OL} = 4.0 \text{mA}, V_{CC} = V_{CC \text{ MIN}}$	-	0.45	V
Output high voltage	V _{OH}	I_{OH} = -2.0 mA, V_{CC} = $V_{CC MIN}$	$0.85 \times V_{CC}$	-	V
Low VCC lock out voltage	V _{LKO}		1.5	-	V
Input HV select voltage	V _{ID}		9	11	V

* Automatic sleep mode enables the deep power down mode when addresses are stable for 150 ns. Typical sleep mode current is 200 nA.



AC para	meters — 1	ead cycle									
JEDEC			-7	0	-8	30	-6	90	-12	20	
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{AVAV}	t _{RC}	Read cycle time	70		80	-	90	-	120	-	ns
t _{AVQV}	t _{ACC}	Address to output delay	-	70	-	80	-	90	-	120	ns
t _{ELQV}	t _{CE}	Chip enable to output	-	70	-	80	-	90	-	120	ns
t _{GLQV}	t _{OE}	Output enable to output	-	30	-	30	-	35	-	50	ns
	t _{OES}	Output enable setup time	0	-	0	-	0	-	0	-	ns
t _{EHQZ}	t _{DF}	Chip enable to output High Z	-	20	-	20	-	30	-	30	ns
t _{GHQZ}	t _{DF}	Output enable to output High Z	-	20	-	20	-	30	-	30	ns
t _{AXQX}	t _{OH}	Output hold time from addresses, first occurrence of \overline{CE} or \overline{OE}	0	-	0	-	0	-	0	-	ns
		Output enable hold time: Read	10	-	10	-	10	-	10	-	ns
	t _{OEH}	Output enable hold time: Toggle and data polling	10	-	10	-	10	-	10	-	ns
t _{PHQV}	t _{RH}	RESET high to output delay	-	50	-	50	-	50	-	50	ns
	t _{READY}	RESET pin low to read mode	-	10	-	10	-	10	-	10	μs
	t _{RP}	RESET pulse	500		500	-	500	-	500	-	ns

Read waveform



AS29LV400



AC para	meters —	write cycle								WE co	ontrolled
JEDEC			-1	70	-8	30	-9	90	-1	20	_
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{AVAV}	t _{WC}	Write cycle time	70	-	80	-	90	-	120	-	ns
t _{AVWL}	t _{AS}	Address setup time	0	-	0	-	0	-	0	-	ns
t _{WLAX}	t _{AH}	Address hold time	45	-	45	-	45	-	50	-	ns
t _{DVWH}	t _{DS}	Data setup time	35	-	35	-	45	-	50	-	ns
tWHDX	t _{DH}	Data hold time	0	-	0	-	0	-	0	-	ns
tGHWL	tGHWL	Read recover time before write	0	-	0	-	0	-	0	-	ns
t _{ELWL}	t _{CS}	CE setup time	0	-	0	-	0	-	0	-	ns
tWHEH	t _{CH}	CE hold time	0	-	0	-	0	-	0	-	ns
t _{WIWH}	t _{WP}	Write pulse width	35	-	35	-	35	-	50	-	ns
tWHWL	tWPH	Write pulse width high	30	-	30	-	30	-	30	-	ns

Write waveform

3rd bus cycle DATA polling t_{AS} t_{WC} -555h Program address Program address Addresses t_{AH}t_{CH}-CE - t_{GHWL}; t_{OES} OE t_{WP} t_{WHWH1 or 2}-WE t_{CS} $t_{\rm WPH}$ — t_{DH} Program data DQ7 A0h D_{OUT} DATA \leftarrow t_{DS}

$\overline{\text{WE}}$ controlled


AS29LV400



AC para	meters — w	vrite cycle 2								CE cc	ontrolled
JEDEC			-7	0	-80		-90		-120		_
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{AVAV}	t _{WC}	Write cycle time	70	-	80	-	90	-	120	-	ns
t _{AVEL}	t _{AS}	Address setup time	0	-	0	-	0	-	0	-	ns
t _{ELAX}	t _{AH}	Address hold time	45	-	45	-	45	-	50	-	ns
t _{DVEH}	t _{DS}	Data setup time	35	-	35	-	45	-	50	-	ns
t _{EHDX}	t _{DH}	Data hold time	0	-	0	-	0	-	0	-	ns
tGHEL	t _{GHEL}	Read recover time before write	0	-	0	-	0	-	0	-	ns
t _{WLEL}	t _{WS}	WE setup time	0	-	0	-	0	-	0	-	ns
t _{EHWH}	t _{WH}	WE hold time	0	-	0	-	0	-	0	-	ns
t _{ELEH}	t _{CP}	\overline{CE} pulse width	35	-	35	-	35	-	50	-	ns
t _{EHEL}	t _{CPH}	CE pulse width high	30	-	30	-	30	-	30	-	ns

Write waveform 2

$\overline{\text{CE}}$ controlled




R

AC parameters — temporary sector unprotect

JEDEC	Std		-7	70	-8	30	-9	90	-1	20	
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	t _{VIDR}	$V_{\mbox{\scriptsize ID}}$ rise and fall time	500	-	500	-	500	-	500	-	ns
	t _{RSP}	RESET setup time for temporary sector unprotect	4	-	4	-	4	-	4	-	μs


Temporary sector unprotect waveform



AC parameters — $\overline{\text{RESET}}$

JEDEC	Std		-70		-80		-90		-120		
Symbol	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
	t _{RP}	RESET pulse	500	-	500	-	500	-	500	-	ns
	t _{RH}	RESET High time before Read	-	50	-	50	-	50	-	50	ns
	t _{READY}	RESET Low to Read mode	-	10	-	10	-	10	-	10	μs

RESET waveform




Erase waveform ×16 mode t_{WC} ı_{AS-} Addresses 555h 555h 2AAh 555h 2AAh Sector address t_{AH} CE tGHWL OE t_{WP}twc WE t_{WPH} tcs 10h for Chip Erase t_{DH} 55h AAh 55h Data 80h 30h } AAł t_{DS}




AC Parameters — READY/BUSY

JEDEC			-7	70	-8	30	-9	90	-1	20	
	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
-	t _{VCS}	V _{CC} setup time	50	-	50	-	50	-	50	-	μs
-	t _{RB}	Recovery time from RY/BY	0	-	0	-	0	-	0	-	ns
-	t _{BUSY}	Program/erase valid to RY/BY delay	90	-	90	-	90	-	90	-	ns


RY/BY waveform



DATA polling waveform



Toggle bit waveform







Word/byte configuration

JEDEC			-7	70	-8	30	-6	90	-1	20	
Symbol	Std Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
-	t _{ELFL} /t _{ELFH}	CE to BYTE switching Low or High	-	10	-	10	-	10	-	10	ns
-	t _{FLQZ}	BYTE switching Low to output High-Z	-	30	-	30	-	35	-	40	ns
-	t _{FHQZ}	BYTE switching High to output Active	70	-	80	-	90	-	120	-	ns


BYTE read waveform




BYTE write waveform



Sector protect/unprotect



AC test conditions



Test specifications

	-70,	-90,					
Test Condition	-80	-120	Unit				
Output Load	1 TTL gate						
Output Load Capacitance C_{L} (including jig capacitance)	30	100	pF				
Input Rise and Fall Times		ns					
Input Pulse Levels	0.0	V					
Input timing measurement reference levels	1	V					
Output timing measurement reference levels	1.5 V						

Erase and programming performance

Parameter		Min	Typical	Max	Unit
Sector erase and verify-1 time (excludes 00h programming prior to erase)		-	1.0	15	sec
Drogramming time	Byte	-	10	300	μs
Programming time	Word	-	15	360	μs
Chip programming time		-	7.2	27	sec
Erase/program cycles [*]		-	100,000	-	cycles

* Erase/program cycle test is not verified on each shipped unit.

Latchup tolerance

Parameter	Min	Max	Unit
Input voltage with respect to V_{SS} on A9, OE, and RESET pin	-1.0	+12.0	V
Input voltage with respect to $V_{\mbox{\scriptsize SS}}$ on all DQ, address, and control pins	-0.5	VCC+0.5	V
Current	-100	+100	mA

Includes all pins except $V_{\text{CC}}.$ Test conditions: $V_{\text{CC}}=$ 3.0V, one pin at a time.



Recommended operating conditions

Parameter	Symbol	Min	Max	Unit
Supply voltage	V _{CC}	+2.7	+3.6	V
Supply voltage	V _{SS}	0	0	V
Input voltage	V _{IH}	1.9	$V_{CC} + 0.3$	V
Input voltage	V _{IL}	-0.5	0.8	V

Absolute maximum ratings

Parameter	Symbol	Min	Max	Unit
Input voltage (Input or DQ pin)	V _{IN}	-0.5	V _{CC} + 0.5	V
Input voltage (A9 pin, OE, RESET)	V _{IN}	-0.5	+12.5	V
Power supply voltage	V _{CC}	-0.5	+4.0	V
Operating temperature	T _{OPR}	-55	+125	°C
Storage temperature (plastic)	T _{STG}	-65	+150	°C
Short circuit output current	I _{OUT}	_	150	mA

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TSOP pin capacitance

Symbol	Parameter	Test setup	Тур	Max	Unit
C _{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C _{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C _{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	pF

SO pin capacitance (availablity TBD)

Symbol	Parameter	Test setup	Тур	Max	Unit
C _{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C _{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C _{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	pF


BGA pin capacitance


Symbol	Parameter	Test setup	Тур	Max	Unit
C _{IN}	Input capacitance	$V_{IN} = 0$	6	7.5	pF
C _{OUT}	Output capacitance	$V_{OUT} = 0$	8.5	12	pF
C _{IN2}	Control pin capacitance	$V_{IN} = 0$	8	10	pF

Data retention

Parameter	Temp. (°C)	Min	Unit
Minimum nottom data rotantian time	150°	10	years
Minimum pattern data retention time	125°	20	years

Thin Small Outline Package (TSOP-1) Package dimensions






48-	pin		
12>	<20		
Min Max			
-	1.20		
0.05	0.15		
0.95	1.05		
0.17	0.27		
0.15 n	ominal		
18.20	18.60		
0.50 n	ominal		
11.90	12.10		
19.80	20.20		
0.50	0.70		
0°	5°		
	12: Min - 0.05 0.95 0.17 0.15 n 18.20 0.50 n 11.90 19.80 0.50		


Small Outline plastic package (SO) Package dimensions


JEDEC MO - 175 AA					
	44-p	in SO			
	Min	Max			
	(mm)	(mm)			
А	Ι	3.1			
A1	0.05	-			
A2	2.5	2.9			
b	0.25	0.45			
с	0.09	0.25			
d	28.0	28.4			
e	12.4	12.8			
Е	1.27 (typical)				
He	16.05 (typical)				
1	0.73	1.3			



Ball Grid Array package (BGA)

Symbols	Dimen	Dimensions in Millimenters			nensions in In	ches
	Min (mm)	Nom	Max (mm)	Min (mm)	Nom	Max (mm)
А	1.00	1.10	1.20	0.039	0.043	0.047
A1	0.20	0.22	0.25	0.008	0.009	0.010
Ø b	0.25	0.30	0.40	0.010	0.012	0.016
С	-	0.32	-	-	0.013	-
D	7.90	8.00	8.10	0.311	0.315	0.319
D1	-	5.60	-	-	0.220	-
Е	5.90	6.00	6.10	0.232	0.236	0.240
E1	-	4.00	-	-	0.157	-
е	-	0.80	-	-	0.0315	-
у	-	-	0.076	-	-	0.003





Bottom View 48 Pin BGA (6x8x1.2) mm. pitch = 0.80 mm



Side View 48 Pin BGA (6x8 1.2) mm pitch = 0,80 mm



AS29LV400 ordering codes

	70ns(commercial	80ns(commercil	90ns(commercial	120ns (commercial and
Package \ Access Time	and industrial)	and industrial)	and industrial)	industrial)
TSOP, 12×20 mm, 48-pin	AS29LV400T-70TC	AS29LV400T-80TC	AS29LV400T-90TC	AS29LV400T-120TC
Top boot configuration	AS29LV400T-70TI	AS29LV400T-80TI	AS29LV400T-90TI	AS29LV400T-120TI
TSOP, 12×20 mm, 48-pin	AS29LV400B-70TC	AS29LV400B-80TC	AS29LV400B-90TC	AS29LV400B-120TC
Bottom boot configuration	AS29LV400B-70TI	AS29LV400B-80TI	AS29LV400B-90TI	AS29LV400B-120TI
SO [*] , 13.3 mm, 44-pin	AS29LV400T-70SC	AS29LV400T-80SC	AS29LV400T-90SC	AS29LV400T-120SC
Top boot configuration	AS29LV400T-70SI	AS29LV400T-80SI	AS29LV400T-90SI	AS29LV400T-120SI
SO, 13.3 mm, 44-pin	AS29LV400B-70SC	AS29LV400B-80SC	AS29LV400B-90SC	AS29LV400B-120SC
Bottom boot configuration	AS29LV400B-70SI	AS29LV400B-80SI	AS29LV400B-90SI	AS29LV400B-120SI
BGA, 6x8x1.2mm, 48-pin	AS29LV400T-70BC	AS29LV400T-80BC	AS29LV400T-90BC	AS29LV400T-120BC
Top boot configuration	AS29LV400T-70 B I	AS29LV400T-80 B I	AS29LV400T-90 B I	AS29LV400T-120 B I
BGA, 6x8x1.2mm, 48-pin	AS29LV400B-70BC	AS29LV400B-80BC	AS29LV400B-90BC	AS29LV400B-120BC
Bottom boot configuration	AS29LV400B-70 B I	AS29LV400B-80 B I	AS29LV400B-90 B I	AS29LV400B-120 B I

* shaded area indicates advanced information - availability of SO package is TBD.

AS29LV400 part numbering system

AS29LV	400	Х	-XXX	Х	Х	Х
3V Flash EEPROM prefix		T= Top boot configuration B= Bottom boot configuration	Address access time	Package: $S = SO^*$ T = TSOP B = BGA	Temperature range: $C = Commercial: 0^{\circ}C \text{ to } 70^{\circ}C$ $I = Industrial: -40^{\circ}C \text{ to } 85^{\circ}C$	Options: B = Burn-in H = High I_{SB} (<1mA) Blank= Standard

8/9/01; V.0.9.9.1

Alliance Semiconductor

P. 27 of 27

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product dat sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability or liability or liability or liability or liability or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the i