


SPEED/PACKAGE AVAILABILITY

54 F,W 74 B
 54LS F,W 74LS B
 74S B


DESCRIPTION

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



TRUTH TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	Q̄
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	Q ₀	Q̄ ₀

H = high level (steady state)
 L = low level (steady state)
 X = irrelevant
 ↑ = transition from low to high level
 Q₀ = the level of Q before the indicated steady-state input conditions were established

10101

SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C

TEST CONDITIONS				54/74			54/74LS			54/74S			UNIT
				C _L = 15pF R _L = 400Ω			C _L = 15pF R _L = 2kΩ			C _L = 15pF R _L = 280Ω			
PARAMETER	FROM INPUT	TO OUTPUT	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
f _{Clock}	Clock frequency		25	35		30	40		75	110		MHz	
t _w	Width of pulse Clock Clear		20			20			12			ns	
t _{Setup}	Input setup time Data Clear inactive		20 25			20 25			8 15			ns	
t _{Hold}	Input hold time		0			5			2			ns	
Propagation delay time													
t _{PLH}	Low-to-high	Clear		16	25		16	25				ns	
t _{PHL}	High-to-low			23	35		23	35					
t _{PLH}	Low-to-high	Clock		20	30		20	30	9	12			
t _{PHL}	High-to-low			21	30		21	35	11	17			
t _{PLH}	Low-to-high	Clear							13	15			
t _{PHL}	High-to-low	Clear							13	22			

Load circuit and typical waveforms are shown at the front of section.