4 194 304-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

N PACKAGET

TEXAS INSTR (ASIC/MEMORY)

SMJS040-DECEMBER 1992

•	Organization 512K × 8
•	Separately Erasable 32K Byte Blocks
•	Two Power Supplies (5 V and 12 V)
•	100% TTL-Level Control Inputs
•	Fully Automated On-Chip Erase and Byte Program Operations
•	RAM-Like Write Setup/Read Timings for Standard Processor Interface
•	10 000, 1000, and 100 Program/Erase Cycle

- Versions **Automotive Temperature Range:**
- 40°C to 125°C
- Low Power Dissipation (V_{CC} = 5.50 V)
 - Active Write . . . 55 mW
 - Active Read . . . 165 mW
 - Electrical Erase . . . 82.5 mW
 - Standby . . . 0.55 mW

(CMOS-Input Levels)

- Pin Compatible With Existing 4-Megabit **EPROMS**
- All Inputs/Outputs TTL Compatible
- **Chip Erase Before Reprogramming**

description

The TMS28F040 is a 4 194 304 bit, programmable read-only memory that can be electrically erased (bulk-erased and block-erased) re-programmed. This device is offered in 32-pin plastic DIP and 40-pin TSOP packages. The

			AGE
	תנ)PV	IEW)
	_		
٧c	P 1	\cup	32 D V
- 15	<u> </u>		~E v

			L
V _{PP} []	1	32	v _{cc}
A16[]	2		A18
A15[3	30	A17
A12[4	29	A14
A7[5		A13
A6[6	27	A8
A5	7	26	Б А9
A4 🗍	8	25	5 A11
A3 🗍	9		ត្រ
A2 🗍	10	23	A10
A1 🗍	11		_
AO	12	21	l DQ7
DQ0	13	20	F DQ6
f rod	14	19	DQ5
DQ2	15	18	DQ4
V _{SS}	16	17	БQЗ
994			۳

† The package is shown for pinout reference only.

PIN NOMENCLATURE						
A0-A18 Address Inputs						
Ē	Chip Enable					
G	Output Enable					
DQ0-DQ7	Data In/Data Out					
NC	No Internal Connection					
VPP	12-V Power Supply					
VCC	5-V Power Supply					
Vss	Ground					

TMS28F040 is organized as 16 independent 32K byte blocks. Blocks may be dynamically marked read-only by configuring soft protection registers with command sequences. Embedded byte write and chip/block erase functions are fully automated by an on-chip write state machine (WSM), thus releasing the system processor for other tasks. A suspend/resume feature allows access to unaltered memory blocks during erase operations.

The TMS28F040 Flash EEPROM is offered in a dual in-line plastic package (N suffix) designed for insertion in mounting-hole rows on 15,2 mm (600-mil) centers, a 40-lead thin small outline package (DD suffix), and reverse pinout TSOP package (DU suffix). The TMS28F040 is offered with two choices of temperature ranges of 0°C to 70°C (NL, DDL, and DUL suffixes) and -40°C to 125°C (NQ, DDQ, and DUQ suffixes).


operation

Device operations are selected by writing JEDEC standard commands with conventional microprocessor timings into a command register through the I/O pins (DQ0-DQ7) while Vpp = VppH. The device is always in the read-only mode when $V_{PP} = V_{PPL}$. The content of the command register acts as input to an on-chip state machine. The command register latches commands as issued by system software and is not altered by write state machine (WSM) actions. It defaults to read array mode upon initial power-up. With an appropriate command written to the command register, standard processor accesses output stored data, device/mfg codes, or output status of program/erase operations for validation. The functions associated with altering memory contents are program, erase, protection, and status. These functions are accessed via the command register and validated through the status register. The signature register may be accessed while Vpp≤VppH by applying A9 = V_{ID}. High voltage (V_{PPH}) on V_{PP} enables device erasure and programming.

PRODUCT PREVIEW


TMS28F040 4 194 304-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY)






device symbol nomenclature



TEXAS INSTR (ASIC/MEMORY)

functional block diagram



4 194 304-BIT FLASH ELECTRICALLY ERASAB PROGRAMMABLE READ-ONLY MEMORY

Table 1	. Operation	Modes
---------	-------------	-------

MODE	Ē	Ğ	Vpp	A9	A0	DQ0-DQ7
Read-Only	VIL	VIL	VPPL	X	×	DOUT
Read	VIL	VIL	X	Х	Х	DOUT
Output Disable	VIL	VIH	VPPL	X	Х	High-Z
Standby	VIH	×	X	Х	X	High-Z
Signature (Mfr)	VIL	VIL	×	V _{ID}	VIL	97h
Signature (Device)	VIL	VIL	х	V _{ID}	ViH	79h
Write	VIL	ViH	VPPH	Х	X	DIN

NOTES: 1. X can be VII or VIH for control pins or addresses, and VppL or VppH for Vpp.

Write/Erase operations will continue during standby until completed.

3. Block erase, chip erase, and byte programming commands are assured only when Vpp = VppH.

access modes

The TMS28F040 is configured as read-only while VPP = VPPL. Commands to initiate status reads and program/erase operation are possible with VPP = VPPH. The memory address space consists of sixteen 32K x 8-bit blocks indexed by address inputs A15-A18.

read access

While $V_{PP} = V_{PPL}$, the TMS28F040 is configured for read-only access; program and erase operations are not available. When $\overline{V}_{PP} = V_{PPH}$, a read cycle must assert \overline{G} low with $\overline{E} = V_{IL}$. Hardware signature read is always available.

write access

Write access is available when Vpp = VppH. Commands, data, and addresses are latched by the TMS28F040 using the Einput. A write cycle is defined as Eswitching low with Ghigh and Vpp = VppH. Command or program data are latched on the rising edge of E. Addresses are latched on the falling edge of E. Software signature, status, polling, suspend/resume, and program/erase commands are functional during write access.

read modes

The TMS28F040 always operates in one of three read modes. The read mode is latched by writing an initiation command and remains latched regardless of subsequent program and erase operations. Only the read memory mode is available when Vpp=VppL.

read memory data/poll bits

Upon initial power up, the device defaults to the read memory mode. This mode can also be set at any time by writing either of the commands FFh or 00h. The mode remains latched until one of the other two read modes is initiated. The read array commands are functional when Vpp=VppL or VppH.

The data available while in the read memory mode, when $V_{PP}=V_{PPH}$, is dependent on the state of the write state machine. If the WSM is not performing a program or erase operation, the standard processor read cycles simply retrieve the array data. If the WSM is busy, the system processor may read the data poll bit (DQ7) and the toggle bit (DQ6) to test for operation progress and completion. The behavior of these bits is described in a later section.

read status register

The device contains a status register than can be read to determine the status of the automated program/erase operations. This register is read by writing the command 70h. Following the write command 70h, all subsequent read cycles output data from the status register until one of the other two read modes is initiated. The status register is updated automatically by the write state machine. The purpose and behavior of the bits of the status register are described in a separate section. The read status register command is functional when Vpp=VppH.

TEXAS INSTR (ASIC/MEMORY)



TMS28F040 4 194 304-BIT FLASH ELECTRICALLY ERASABLE

PROGRAMMABLE READ-ONLY MEMORY SMJS040-DECEMBER 1992

TEXAS INSTR (ASIC/MEMORY)

read signature mode

The signature operation outputs the manufacturer code (97h) and device code (79h). This mode can be entered through either a hardware or software operation.

The read signature mode may be latched through software by writing the command 90h. Upon latching 90h, asserting $A0 = V_{II}$ outputs the manufacturer code, while setting $A0 = V_{IH}$ produces the device code. This mode remains effective until one of the other two read modes is initiated. The read signature command is functional when Vpp=VppH and is accessible from any operating mode.

Alternatively, the hardware implementation is achieved by setting $\overline{E} = \overline{G} = V_{IL}$, A9= V_{ID} and A0 = V_{IL} or V_{IH} . When A0 = V_{IL}, the output represents the manufacturer code. The device code is output when A0 = V_{IH}. The hardware signature access is not latched. Once A9 returns to VIL or VIH, the device returns to the previously latched read mode.

standby mode

When $\overline{E} = V_{IH}$, the device is in standby mode where much of the circuitry is disabled resulting in lower power consumption. In this mode, the output pins (DQ0-DQ7) are placed in high-impedance state irrespective of G. An erase/program operation will continue during standby until completed.

output disable

When $\overline{G} = V_{IH}$ or $\overline{E} = V_{IH}$, the device outputs are disabled and the output pins (DQ0-DQ7) are placed in high-impedance state.

write/erase modes

The TMS28F040 offers fully automated block erase, chip erase, and byte program operating modes. All pulse generation, preconditioning, and verification is handled by the on-chip write state machine. Upon initial power-up, the device defaults to reading memory data. Program and erase operations require two command cycles to initiate. Program and erase operations are accepted when VPP = VPPH. Attempting to initiate a program or erase operation while VPP = VPPL will leave the array contents unaltered. Additionally, if VPP drops sufficiently below VPPH during a program or erase operation, the operation will be aborted. If VCC drops below V_{LKO}, any operation in progress will be aborted, new operations will be locked out, and the device will return to the read array mode. If any operation is in progress or suspended, write/erase mode commands will be ignored until the operation in progress completes.

block erase

PRODUCT PREVIEW

Block erase will initialize the contents of a single unprotected block to all 1s. Block erase is initiated by the command sequence: block erase setup(20h) followed by block erase confirm(D0h). This command sequence is to ensure that memory contents are not accidentally erased. These commands are associated with a block address to be erased (A15-A18). Addresses are latched during the confirm command on the falling edge of E. Command data is latched on the rising edge of E. Block preconditioning, erase, and verify are handled by the write state machine, invisible to the system. Block erasure takes place when $V_{PP} = V_{PPH}$ and $V_{CC} > V_{LKO}$. If the addressed block has been protected, the operation will abort with the erase status register flag SR.5 = VIH.

chip erase

Chip erase is initiated by the command sequence: chip erase setup(30h) followed by chip erase confirm(30h). This command sequence is to ensure that memory contents are not accidentally erased. Command data is latched on the rising edge of \overline{E} . Chip erase is handled by the write state machine, invisible to the system. The chip erasure takes place only when Vpp=VppH and VCC > VLKO. Chip erase will set the memory contents of all unprotected blocks to 1s in a single erase operation. Individual blocks may be excluded from erasure by configuring the soft protection registers.



4 194 304-BIT FLASH ELECTRICALLY ERASABL PROGRAMMABLE READ-ONLY MEMORY

SMJS040-DECEMBER 1992

erase suspend/resume

TEXAS INSTR (ASIC/MEMORY.

The erase suspend command (B0h) allows interruption of a block erase operation in order to read data from an unaltered block of memory. Once the erase sequence is started, the erase suspend command (B0h) requests the write state machine to suspend the erase operation at predetermined breakpoints in the erase algorithm. The device operation status must be monitored to determine when the suspend has been executed (see related monitoring operation status section). After suspend has been granted, the read command should be written with appropriate address to read data from another block. Vpp is required to remain at VppH during the suspend so that the operation may be continued with a resume command. Block erase, chip erase, byte/word program, and soft protect commands are not accepted when any operation has been suspended. The erase sequence can be resumed with the erase resume command (D0h). An erase resume command must follow a suspend command before any other write/erase operation is allowed. If Vpp drops sufficiently below Vppµ during a suspended operation, the suspended operation will be aborted and a resume command must be given before another write/erase operation is accepted.

byte/word program

Byte programming is initiated by the command sequence: program setup (10h) followed by a write confirm command specifying address and data to be programmed. Addresses are latched during the confirm command on the falling edge of E. Program data is latched on the rising edge of E. Polling the device will determine when the program operation is complete. Ones (1s) cannot be programmed into any bit position and are ignored (e.g., programming FFh over an address location does not alter its data and does not return a fail condition).

soft protection

Data in the TMS28F040 is organized into sixteen separate 32K x 8-bit blocks indexed by address A15-A18. The device features the ability to protect the data stored in individual blocks from erasure and reprogramming. The protection mechanism is a bank of sixteen flags which can be set or reset through register commands. If a flag is set, it secures the data in the corresponding block by preventing all program/erase operations pertaining to that block. Upon power up, all flags are automatically cleared to allow unrestricted modification of the data array.

Alteration of the protection flags is a two bus-cycle process. On the first bus cycle, the software protect command, 0Fh, must be written to the device using the standard write cycle timings. On the next write strobe, a block address is latched into the address register on its falling edge and a keyword is latched into the data register on its rising edge. To have effect, the keyword must be one of the four patterns specifying the change as described in the command table. If data other than one of the four valid patterns is written on the second bus cycle, no change is made to the flag registers. Protection flags are not altered by Vpp transitions.

The benefit of this feature is that the end user can dynamically configure portions of the array as read-only. An attempt to alter data located in a protected block has no effect on its data. During an entire chip erase operation, protected blocks are unchanged and unprotected blocks are erased.

monitoring operation status

The status of the on-chip program and erase operations may be monitored when Vpp= VppH. The most complete monitoring method uses the status register. Alternatively, either the data poll bit (DQ7) or the toggle bit (DQ6) can be analyzed.

4 194 304-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS040-DECEMBER 1992

TEXAS INSTR (ASIC/MEMORY)

Table 2. Status Register Bit Definitions

	DESCRIPTION		
REGISTER BIT	HIGH (1)	LOW (0)	FUNCTION
SR.7 (DQ7)	Ready	Busy	Write state machine ready
SR.6 (DQ6)	Suspended	In progress/completed	Erase suspended
SR.5 (DQ5)	Failure in chip/block erasure	Successful chip/block erasure	Erase status
SR.4 (DQ4)	Failure in byte program	Successful byte program	Program status
SR.3 (DQ3)	Vpp low detect/operation aborted	Vpp status ok	Vpp low
SR0-SR.2			Reserved

PRODUCT PREVIEW

- NOTES: 4. Register bits SR.7-SR.0 correspond with DQ7-DQ0 respectively.
 - 5. The SR.7 bit must first be checked to determine program or erase completion before status bits are checked for program/erase success. The erase status bit (SR.5) and program status bit (SR.4) are set by the write state machine and can only be reset by the clear status register command (50h). Program/erase operations are not guaranteed when Vpp drops below VppH. If a command sequence error is detected (invalid confirm command), both the program (SR.4) and erase (SR.5) status bits will be set. Status bits SR.3-SR.0 are reserved and should be masked out when polling the status register.

status register

The status register bit definitions table summarizes this functional description. The status register can be monitored by issuing the read status register command, 70h, either before or after initiating a program/erase operation. After the read status register command is given, the status register remains available until the device is reset to the read array mode by the FFh or 00h commands or read signature mode 90h. Any number of memory modifications can be performed before returning to the read array mode.

The contents of the status register are updated automatically by the write state machine. After a program/erase command is issued and confirmed, the ready bit (DQ7) of the status register indicates that the operation is in progress. No other program/erase commands are effective when the ready bit is low. Polling the ready bit for VOH determines when the operation is complete. Afterwards, the program status (DQ5), erase status (DQ4) and Vpp low (DQ3) bits of the status register can be analyzed to validate successful completion. If any of these are set, they can be cleared by issuing a clear status register command, 50h. To maximize system flexibility, no requirement is made to verify or clear the status bits before another operation is attempted. The status register is cleared only by the clear status register command so that any number of memory modifications may be made between status register checks. Any failure conditions that occur will accumulate in the status register between clear commands. The clear status register command is available when $V_{PP} = V_{PPH}$ and while no write erase operation is in progress or suspended.

The status register can be used to monitor the state of the device entering and exiting the suspend mode. After the suspend command (B0h) is given, the suspend bit (DQ6) will be set to VOH. When a breakpoint is reached, the write state machine sets the ready bit DQ7 to VOH. Ready bit DQ7 should be used to monitor when a suspend request has been granted, and the suspend bit DQ6 should be used to determine if a resume operation is necessary. If the write state machine is not busy, the suspend command is ignored and suspend bit DQ6 will not be set. To begin reading the array, one of the read array commands, 00h or FFh, must be issued if the device was in the read status register mode. After reading the array, the device can be returned to reading the status register by again writing 70h. The resume command, D0h, continues the erase operation and resets both the suspend and ready bits to VOI.

Vpp low status bit DQ3 indicates a catastrophic Vpp supply failure during a program, erase, or suspend operation. This bit will be set if VPP drops significantly below VPPH while the write state machine is busy or suspended. Any operation that was in progress at that time will be aborted. The Vpp low status bit provides a valid indication of gross failure of the Vpp supply. Vpp loss for short duration or slightly below minimum operating levels might still corrupt data without the status register indicating a failure. It is left to the user to provide power supply integrity.



data polling and toggle bits

TEXAS INSTR (ASIC/MEMORY)

If the device is set in the read array mode before or during a program/erase operation, the poll bit and toggle bit will be available. One method to check for operation completion is to use the toggle bit (DQ6). This bit is available along with the data poll bit (DQ7) when the device is in the read array mode. While the write state machine is busy, the toggle bit switches logic states with each falling edge of \overline{E} or \overline{G} . When the program or erasure is complete, the output pins automatically return to providing the data stored in the byte specified by the address pins. Therefore, when DQ6 stops toggling between two consecutive reads to the same address, the operation is complete. To confirm successful array modification, the status register may be read by issuing the read status register command, 70h.

By addressing an unaltered block, the toggle bit may also be used to determine when a suspend request has been granted. After the B0h command is given, the toggle bit will continue to switch logic states with each falling edge of E or G until the current operation is suspended. DQ6 stops toggling between two consecutive reads to the same address once the suspend request has been granted.

While the write state machine is busy, the data poll bit (DQ7) reflects the complement of the data stored in the seventh bit of the target data register. After the operation is complete, the device output pins automatically return to reading the byte specified by the address pins. Data bit DQ7 changing from complement to true indicates the end of an operation. When using this monitor method, the addresses should remain stable throughout the operation. During a block or chip erasure, the data poll bit (DQ7) is always low and returns high at successful completion. Should the device fail to erase or program, the data poll bit (DQ7) might not return to its uncomplemented state. Data polling is available after the second bus-cycle write sequence initiating a program/erase operation. The success of the modification can be verified when the byte data becomes available. The status register is always readable by issuing the read status register command, 70h.



TEXAS INSTR (ASIC/MEMORY)

Table 3. Command Definitions

COMMAND	BUS	FIR	ST BUS CYCLE		SEC	OND BUS CYC	.E
	CYCLES	OPERATION	ADDRESS	DATA	OPERATION	ADDRESS†	DATA
Read Array	1	Write	Х	00h			
Read Array	1	Write	X	FFh			
Signature	3	Write	X	90h	Read	IA	
Read Status Register	٤	Write	×	70h	Read	Х	SRD
Clear Status Register	1	Write	×	50h			
Automated Block Erase	2	Write	Х	20h	Write	BA	D0h
Erase Suspend	1	Write	х	B0h			
Erase Resume	1	Write	×	D0h			
Automated Byte Program	2	Write	X	10h	Write	PA	PD
Automated Chip Erase	2	Write	х	30h	Write	×	30h
Soft Protect	2	Write	x	0Fh	Write	BA	PC

NOTES: 6. The command data is written through DQ0-DQ7.

7. Following the signature command, two read operations access the manufacturer code (97h) and device code (79h).

† Description of terms:

PRODUCT PREVIEW

= signature address: 00000h for mfr code; 00001h for device code.

ВА = any address within the block to be selected; latched on falling edge of E. PA = address of memory location to be programmed; latched on falling edge of E,

SRD = data read from status register.

PD = data to be written at location PA. Data is latched on rising edge of \overline{E} .

= Protect Command.

: 00h = Clear all protection (enable chip W/E)

: FFh = Set all protection (disable chip W/E)

: F0h = Clear addressed block protection (enable block W/E) : 0Fh = Set addressed block protection (disable block W/E)



4 194 304-BIT FLASH ELECTRICALLY ERASABLE PROGRAMMABLE READ-ONLY MEMORY

SMJS040-DECEMBER 1992





Figure 1. Automated Chip Erase Algorithm

Figure 2. Automated Block Erase Algorithm



TEXAS INSTR (ASIC/MEMORY)




Figure 3. Automated Byte Program Algorithm

absolute maximum ratings over operating free-air termperature range (unless otherwise noted)

solute maximum ratings over operating nee-air termperature range (uniess otner	wise noted).
Supply voltage, V _{CC} (see Note 8)	- 0.6 V to 7 V
Supply voltage, Vpp	
Input voltage range: All except A9 (see Note 9)	0.6 to 7 V
A9 (see Note 9)	0.6 to 15 V
Output voltage	0.6 to 7 V
Operating free-air temperature range during read/erase/program	
(NL, DDL, DUL)	. 0°C to 70°C
Operating free-air temperature range during read/erase/program	
(NQ, DDQ, DUQ) ~	- 40°C to 125°C
Storage temperature range	- 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 8. All voltage values are with respect to the most negative supply voltage VSS.

9. The voltage on any input pin may undershoot to -2.0 V for periods less than 20 ns.

recommended operating conditions

			MIN	NOM	MAX	UNIT
\\	Complementary	Operating Range	4.5	5	5.5	٧
VCC	Supply voltage	V _{LKO} Erase/Write Lock-Out	2.5			V
V	Sumbrantana	VPPL Read Mode	-2.0‡	0	V _{CC+2}	V
VPP	Supply voltage	VPPH Program/Erase Mode	11.4	12	12.6	V
14	High-level input voltage	ΠL	2	V	CC+0.5	٧
ViH	High-level input voltage	смоѕ	V _{CC} - 0.2	2 V(CC+0.5	٧
V.,	Low-level input voltage	TTL	- 0.5		0.8	٧
VIL	Low-level input voltage	CMOS	- 0.5		0.2	V
٧ _{ID}	A9 signature voltage		11.4		13	V
т.	Operating tree oir temperature	NL, DDL, DUL, suffix	0		70	°C
™A	Operating free-air temperature	NQ, DDQ, DUQ suffix	-40		125	

[‡] Duration of Vpp undershoot must be < 20 ns.



TEXAS INSTR (ASIC/MEMORY)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	1	TEST CONDITIONS	MIN	MAX	UNIT
VOH	High-level output voltage	CMOS-output level	I _{OH} = – 20 μA	V _{CC} - 0.2		V
VOH		TTL-output level	¹ OH = 400 μA	2.4		V
VOL	Low-level output voltage	TTL-output level	I _{OL} = 2.1 mA		0.45	٧
VOL	Low-level output voltage	CMOS-output level	I _{OL} = 20 μA		0.1	٧
-	input current (leakage)		V _I = 0 to V _{CC}		±1	μА
0	Output current (leakage)		E = VIH, VO = 0 to VCC		±10	μА
1D	A9 signature mode current		A9 = V _{ID} MAX		200	μА
lCC1	VCC supply current (Standby)	TTL-input level	E = V _{IH} V _{CC} = 5.5 V		1	mA
-001	*CC supply collent (Standby)	CMOS-input level	Ē = V _{CC} + 0.2 V, V _{CC} = 5.5 V		100	μΑ
lCC2	VCC supply current		Ē = V _{IL} , V _{CC} = 5.5 V f = 6 MHz, I _{OUT} = 0 mA		40	mA
lCC3	VCC supply current		V _{CC} = 5.5 V, \overline{G} = V _{IH} Programming in progress		30	mA
ICC4	VCC supply current (Erase mode)		$V_{CC} = 5.5 \text{ V, } \overline{G} = V_{IH}$ Chip Erase in progress		30	mA
ICC5	V _{CC} supply current (Erase Suspend)		V _{CC} = 5.5 V, I _{OUT} = 0 mA Erase suspended, Block read at f = 6 MHz		40	mA
lPP1	Vpp supply current (Standby)		GND ≤ V _{PP} ≤ V _{CC} E = V _{IH}		±10	μА
IPP2	Vpp supply current (Read mode)		Vpp = VppH MAX		200	μΑ
IPP3	Vpp supply current (Program mode)		VPP = VPPH MAX, Programming in progress		30	mA
IPP4	Vpp supply current (Erase mode)		VPP = VPPH MAX, Chip erase in progress		.50	mA
l _{PP5}	Vpp supply current (Erase suspend)		Vpp = VppH MAX, Erase suspended, Block read at f = 6 MHz		200	μА

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CI	Input capacitance	V _j = 0, f = 1 MHz		4	6	pF
CO	Output capacitance	V _O = 0, f = 1 MHz		6	12	рF
CVPP	Vpp input capacitance	Vpp = 0, f = 1 MHz		6	12	pF



switching characteristics over recommended operating free-air temperature range: read-only operation

DESCRIPTION		ALT.	'28F040-10		'28F040-12		'28F040-15		'28F040-17		
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	דואט
†AVAV	Read cycle time	tRC	100		120		150		170		ns
†AVQV	Access time from address	tACC		100		120		150		170	ns
	Output hold from Address, \overline{E} , or \overline{G} change	tон	0		0		0	·	0		ns
^t ELQV	E to output valid	[†] CE		100		120		150		170	ns
^t ELQX	E to output low Z	tLZ	0		0		0		0		ns
tEHQZ	E to output high Z	tHZ		30		30		35		40	ns
^t GLQV	G to output valid	^t OE		50		55		60		65	ns
^t GLQX	G to output low Z	t _O L	0		0		0		0		ns
^t GHQZ	G to output high Z	^t DF		30		30		35		40	ns
tvcs	V _{CC} setup time to valid read	tvcs	20		20		20		20		μS
^t GLWL	G read setup time to E high†	^t GLWL	20		20		20		20		ns
^t GLWH	G read pulse duration†	^t GLWH	40		45		50		55		ns

[†] Required when Vpp = VppH.

switching characteristics over recommended operating free-air temperature range: write, erase, program operations

	04044555	ALT.	'28F04	'28F040-10 '28F040-		10-12	2 '28F040-15		'28F040-17		115117
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t AVAV	Write cycle time	twc	100		120		150		170		ns
t _{AVWH}	Address setup time	tAS	0		0		0		0		ns
[‡] WHAX	Address hold time	[†] AH	45		50		55		60		ns
^t GHWL	G write setup time	^t GHWL	0		0		0		0		ns
^t GHWH	G write hold time	^t GHWH	5		5		5		5		ns
t∨PWL	Vpp setup to Ē write strobe‡	tvps	60		60		60		60		ns
twrwh	E write strobe pulse duration	twp	40		45		50		55		ns
†WHWL	E write strobe pulse duration high	^t WPH	20		20		20		20		ns
†DVWH	Data setup to E high	tos	20		20		20		20		ns
†WHDX	Data hold time	t _D	10		10		10		10		ns
tvppr	Vpp rise time (90% VppH)	tvppr	500		500		500		500		ns
t∨PPH	Vpp hold time	^t ∨PPH	0		0		0		0		ns
twhwH1	Duration of program operation	twhwh1	8.6	529	8.6	529	8.6	529	8.6	529	μ\$
tWHWH2	Duration of block erase opera- tion	tWHWH2	0.1	62.5	0.1	62.5	0.1	62.5	0.1	62.5	s
twhwh3	Duration of chip erase operation	twHWH3	2.6	184	2.6	184	2.6	184	2.6	184	s

[‡] E must equal VIH during Vpp transitions.



TMS28F040 62E D ■ 8961725 0080804 831 ■ TIIS 4 194 304-BIT FLASH ELECTRICALLY ERASABLE

PROGRAMMABLE READ-ONLY MEMORY

TEXAS INSTR (ASIC/MEMORY)


automated erase and programming performance†

PARAMETER	MIN	TYP	MAX	UNIT
Byte programming time	8.60	45	529	μS
Block erase time	0.10	2	62.5	s
Block programming time	0.28	1.5	17.3	s
Chip erase time	2.60	12.2	184	s
Chip programming time	2.26	23.6	277	8
Suspend latency time	0	3	10.1	ms

[†] All times include on-chip preconditioning, pulse generation, and verification.

PARAMETER MEASUREMENT INFORMATION

AC input/output reference waveform



A.C. testing inputs are driven at 2.4 V for logic high and 0.4 for logic low. Timing measurements are made at 2 V for logic high and 0.8 V logic low on both inputs and outputs. Each device should have a 0.1 μ F ceramic capacitor between V_{CC} and V_{SS} as close as possible to the device pins.




Figure 4. Output Load Circuit

PARAMETER MEASUREMENT INFORMATION





Figure 5. AC Waveform for Read Operations




NOTE: Addresses are latched on the falling edge of E. Command and Program data are latched on the rising edge E.

Figure 6. AC Waveform for Write Operations



TEXAS INSTR (ASIC/MEMORY)

PROGRAM/ERASE INFORMATION



Command	Cmd1	Cmd2	Cmd3	Read	Cmd4	Read
Program	10h	data	70h	status	00h	array
Chip Erase	30h	30h	70h	status	00h	array
Block Erase	20h	D0h	70h	status	00h	array

NOTE: Addresses are latched on the falling edge of E.

Command and Program data are latched on the rising edge E.

Figure 7. AC Waveform for Program/Erase Operations