
- Easy Microprocessor Interface
- On-Chip Data Latches
- Digital Inputs Are TTL-Compatible With 10.8-V to 15.75-V Power Supply
- Monotonic Over the Entire A/D Conversion Range
- Fast Control Signaling for Digital Signal Processor (DSP) Applications Including Interface With TMS320
- CMOS Technology

KEY PERFORMANCE SPECIFICATIONS					
Resolution 8 bits					
Linearity Error 1/2 LSB					
Power Dissipation 20 mW					
Settling Time 100 ns					
Propagation Delay Time	,				


## description

The TLC7628C, TLC7628E, and TLC2628I are dual, 8-bit, digital-to-analog converters (DACs) designed with separate on-chip data latches and feature exceptionally close DAC-to-DAC matching. Data is transferred to either of the two DAC data latches through a common, 8-bit input port. Control input DACA/DACB determines which DAC is loaded. The load cycle of these devices is similar to the write cycle of a random-access memory, allowing easy interface to most popular microprocessor buses and output ports. Segmenting the high-order bits minimizes alitches during changes in the most significant bits, where glitch impulse is typically the strongest.





#### FN PACKAGE (TOP VIEW)



The TLC7628C operates from a 10.8-V to 15.75-V power supply and is TTL-compatible over this range. 2- or 4-quadrant multiplying makes these devices a sound choice for many microprocessor-controlled gain-setting and signal-control applications.

The TLC6728C is characterized for operation from 0°C to 70°C. The TLC7628I is characterized for operation from -25°C to 85°C. The TLC7628E is characterized for operation from -40°C to 85°C.

### AVAILABLE OPTIONS


-		PACKAGE	
TA	SMALL OUTLINE PLASTIC DIP (DW)	PLASTIC CHIP CARRIER (FN)	PLASTIC DIP
0°C to 70°C	TLC7628CDW	TLC7628CFN	TLC7628CN
-25°C to 85°C	TLC7628IDW	TLC7628IFN	TLC7628IN
-40°C to 85°C	TLC7628EDW	TLC7628EFN	TLC7628EN

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

### functional block diagram



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>DD</sub> (to AGND or DGND)	–0.3 V to 17 V
Voltage between AGND and DGND	V <sub>DD</sub>
Input voltage range, V <sub>I</sub> (to DGND)	-0.3 V to V <sub>DD</sub> + 0.3 V
Reference voltage range, V <sub>refA</sub> or V <sub>refB</sub> (to AGND)	±25 V
Feedback voltage range, VREBA or VREBB (to AGND)	±25 V
Output voltage range, VOA or VOB (to AGND)	±25 V
Peak input current	10 μΑ
Operating free-air temperature range, T <sub>A</sub> : TLC7628C	0°C to 70°C
TLC7628I	25°C to 85°C
TLC7628E	40°C to 85°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C
Case temperature for 10 seconds, T <sub>C</sub> : FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# TLC7628C, TLC7628E, TLC7628I **DUAL 8-BIT MULTIPLYING** DIGITAL-TO-ANALOG CONVERTERS SLAS063A - APRIL 1989 - REVISED MAY 1995

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VDD		10.8		15.75	٧
Reference voltage, V <sub>refA</sub> or V <sub>refB</sub>			±10		٧
High-level input voltage, VIH		2.4			٧
Low-level input voltage, V <sub>IL</sub>				0.8	٧
CS setup time, t <sub>Su(CS)</sub>		50			ns
CS hold time, th(CS) (see Figure 1)		0			ns
DAC select setup time, t <sub>SU(DAC)</sub> (see Figure 1)		60			ns
DAC select hold time, th(DAC) (see Figure 1)		10			ns
Data bus input setup time t <sub>su(D)</sub> (see Figure 1)		25			ns
Data bus input hold time th(D) (see Figure 1)		10			ns
Pulse duration, WR low, tw(WR) (see	igure 1)	50			ns
	TLC7628C	0		70	
Operating free-air temperature, TA	TLC7628I	-25		85	°C
	TLC7628E	40		85	

# electrical characteristics over recommended ranges of operating free-air temperature and VDD, V<sub>refA</sub> = V<sub>refB</sub> = 10 V, V<sub>OA</sub> and V<sub>OB</sub> at 0 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MAX	UNIT	
lu i	I <sub>IH</sub> High-level input current		Vi - Van	Full range		10	
ΉΗ			$V_I = V_{DD}$	25°C		1	μΑ
կլ	Low-level input current		V <sub>I</sub> ≈ 0	Full range		-10	
	2011 TOTOL INPUT OUTFORE		1120	25°C		-1	μA
	Reference input impedance F AGND	REFA or REFB to			5	20	kΩ
		OUTA	DAC data latch loaded with 00000000,	Full range		±200	
h	Output leakage current	COIA	V <sub>refA</sub> = ±10 V	25°C		±50	nA
lkg	kg Output leakage corrent	ОИТВ	DAC data latch loaded with 00000000,	Full range		±200	
		0018	V <sub>refB</sub> = ±10 V	25°C		±50	
	Input resistance match (REFA to REFB)					±1%	
	DC supply sensitivity Δgain/ΔV <sub>DD</sub>		ΔV <sub>DD</sub> = ±5%	Full range		0.02	0/10/
			AVDD = ±3 76	25°C		0.01	%/%
		Quiescent	All digital inputs at VIHmin or VILmax			2	
IDD	Supply current	Supply current Standby All digi	All digital inputs at 0 V or VDD	Full range		0.5	mA
		Otandby	All digital inputs at 0 v or vDD			0.1	
		DB0-DB7				10	
Ci	Input capacitance	WR, CS, DACA/DACB				15	pF
Co	Output capacitance (OLITA C	NITO\	DAC data latches loaded with 00000000			25	
<b>~</b> ₀	Co Output capacitance (OUTA, OUTB)		DAC data latches loaded with 11111111			60	pF

# operating characteristics over recommended ranges of operating free-air temperature and $V_{DD}$ , $V_{refA} = V_{refB} = 10 \text{ V}$ , $V_{OA}$ and $V_{OB}$ at 0 V (unless otherwise noted)

PARAM	METER	TEST CONDITIONS		MiN	TYP MAX	UNIT	
Linearity error					±1/2	LSB	
Settling time (to 1/2 L	.SB)	See Note 1			100	ns	
Gain error			Full range		±3	LSB	
		See Note 2	25°C		±2	1 136	
	REFA to OUTA		Full range		-65	dB	
AC feedthrough	REFB to OUTB	See Note 3			-75	L ub	
Temperature coefficie	ent of gain				±0.0035	%FSR/°C	
Propagation delay (fr 90% of final analog of		See Note 4			80	ns	
Channel-to-channel	REFA to OUTB	See Note 5	See Note 5 25°C		80	dB	
isolation	REFB to OUTA	See Note 6 25°C			80		
Digital-to-analog glitch impulse area Measured for code transition from 00000000 to 11111111, TA = 25°C			330	nV∙s			
Digital crosstalk	Digital crosstalk  Measured for code transition from 00000000 to 111111111,  TA = 25°C		00000 to 11111111,		60	nV∙s	
Harmonic distortion		V <sub>i</sub> = 6 V, f = 1 kHz, T <sub>A</sub> = 25°C			-85	dB	

NOTES: 1. OUTA, OUTB load = 100 Ω, Cext = 13 pF; WR and CS at 0 V; DB0-DB7 at 0 V to VDD or VDD to 0 V.


 Gain error is measured using an internal feedback resistor. Nominal full scale range (FSR) = V<sub>ref</sub> - 1 LSB. Both DAC latches are loaded with 11111111.

3. V<sub>ref</sub> = 20 V peak-to-peak, 10-kHz sine wave

4. VrefA = VrefB = 10 V; OUTA/OUTB load = 100 Ω, Cext = 13 pF; WR and CS at 0 V; DB0-DB7 at 0 V to VDD or VDD to 0 V.

5. V<sub>refA</sub> = 20 V peak-to-peak, 10-kHz sine wave; V<sub>refB</sub> = 0

6. VrefB = 20 V peak-to-peak, 10-kHz sine wave; VrefA = 0




For all input signals,  $t_f = t_f = 5$  ns (10% to 90% points).

Figure 1. Setup and Hold Times

### **APPLICATION INFORMATION**


These devices are capable of performing 2-quadrant or full 4-quadrant multiplication. Circuit configurations for 2-quadrant and 4-quadrant multiplication are shown in Figures 2 and 3. Input coding for unipolar and bipolar operation are summarized in Tables 2 and 3, respectively.



- NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Make gain adjustment with digital input of 255.
  - B. C1 and C2 phase compensation capacitors (10 pF to 15 pF) are required when using high-speed amplifiers to prevent ringing or oscillation.


Figure 2. Unipolar Operation (2-Quadrant Multiplication)

### **APPLICATION INFORMATION**



- NOTES: A. R1, R2, R3, and R4 are used only if gain adjustment is required. See table for recommended values. Adjust R1 for VOA = 0 V with code 10000000 in DACA latch. Adjust R3 for VOB = 0 V with 10000000 in DACB latch.
  - B. Matching and tracking are essential for resistor pairs R6, R7, R9, and R10.
  - C. C1 and C2 phase compensation capacitors (10 pF to 15 pF) may be required if A1 and A3 are high-speed amplifiers.


Figure 3. Bipolar Operation (4-Quadrant Operation)



NOTE A: A = decoded address for TLC7628 DACA A + 1 = decoded address for TLC7628 DACB

Figure 4. TLC7628 — Intel 8051 interface

### APPLICATION INFORMATION



NOTE A: A = decoded address for TLC7628 DACA
A + 1 = decoded address for TLC7628 DACB

Figure 5. TLC7628 - 6800 Interface

## voltage-mode operation

The current-multiplying DAC in these devices can be operated in a voltage mode. In the voltage mode, a fixed voltage is placed on the current output terminal. The analog output voltage is then available at the reference voltage terminal. An example of a current-multiplying DAC operating in voltage mode is shown in Figure 6. The relationship between the fixed input voltage and the analog output voltage is given by the following equation:

Analog output voltage = fixed input voltage (D/256)

where D = the digital input. In voltage-mode operation, these devices meet the following specification:




Figure 6. Current-Multiplying DAC Operating in Voltage Mode



### PRINCIPLES OF OPERATION

These devices contain two, identical, 8-bit, multiplying DACs, DACA and DACB. Each DAC consists of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched between the DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the switch state. Most applications require only the addition of an external operational amplifier and voltage reference. A simplified D/A circuit for DACA or DACB with all digital inputs low is shown in Figure 7.

Figure 8 shows the DACA or DACB equivalent circuit. Both DACs share the analog ground terminal 1 (AGND). With all digital inputs high, the reference current flows to OUTA. A small leakage current ( $l_{lkg}$ ) flows across internal junctions, and as with most semiconductor devices, doubles every 10°C. The  $C_0$  is caused by the parallel combination of the NMOS switches and has a value that depends on the number of switches connected to the output. The range of  $C_0$  is 25 pF to 60 pF maximum. The equivalent output resistance ( $r_0$ ) varies with the input code from 0.8R to 3R where R is the nominal value of the ladder resistor in the R-2R network.

These devices interface to a microprocessor through the data bus,  $\overline{CS}$ ,  $\overline{WR}$ , and  $\overline{DACA}/DACB$  control signals. When  $\overline{CS}$  and  $\overline{WR}$  are both low, the analog output on these devices, specified by the  $\overline{DACA}/DACB$  control line, responds to the activity on the DB0–DB7 data bus inputs. In this mode, the input latches are transparent and input data directly affects the analog output. When either the  $\overline{CS}$  signal or  $\overline{WR}$  signal goes high, the data on the DB0–DB7 inputs is latched until the  $\overline{CS}$  and  $\overline{WR}$  signals go low again. When  $\overline{CS}$  is high, the data inputs are disabled, regardless of the state of the  $\overline{WR}$  signal.

The digital inputs of these devices provide TTL compatibility when operated from a supply voltage of 10.8 V to 15.75 V.




Figure 7. Simplified Functional Circuit for DACA or DACB




Figure 8. TLC7628 Equivalent Circuit for DACA or DACB

## **PRINCIPLES OF OPERATION**

**Table 1. MODE SELECTION TABLE** 

DACA/DACB	CS	WR	DACA	DACB
L	L	L	Write	Hold
Н	L	L	Hold	Write
X	Н	X	Hold	Hold
X	Х	Н	Hold	Hold

L = low level, H = high level, X = don't care

Table 2. Unipolar Binary Code

DAC LATCH CONTENTS (see Note 7)	ANALOG OUTPUT			
MSB LSB				
11111111	-V <sub>I</sub> (255/256)			
10000001	–V <sub>I</sub> (129/256)			
10000000	-V <sub>I</sub> (128/256) = -V <sub>I</sub> /2			
01111111	−V <sub>I</sub> (127/256)			
0000001	-V <sub>I</sub> (1/256)			
0000000	-V <sub>I</sub> (0/256) = 0			

NOTES: 7. 1 LSB =  $(2-8)V_{\parallel}$ 8. 1 LSB =  $(2-7)V_{\parallel}$ 

Table 3. Bipolar (Offset Binary) Code

DAC LATCH CONTENTS (see Note 8)	ANALOG OUTPUT			
MSB LSB	ANALOG COTPOT			
1111111	V <sub>I</sub> (127/128)			
10000001	V <sub>I</sub> (1/128)			
10000000	0.0			
0111111	-V <sub>I</sub> (1/128)			
00000001	-V <sub>I</sub> (127/128)			
0000000	-V <sub>1</sub> (128/128)			