

*Advance Information*

**Low-Voltage CMOS 16-Bit  
Transceiver/Registered  
Transceiver  
With 5V-Tolerant Inputs and Outputs  
(3-State, Non-Inverting)**

The MC74LCX16646 is a high performance, non-inverting 16-bit transceiver/registered transceiver operating from a 2.7 to 3.6V supply. The device is byte controlled. Each byte has separate control inputs which can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A  $V_I$  specification of 5.5V allows MC74LCX16646 inputs to be safely driven from 5V devices. The MC74LCX16646 is suitable for memory address driving and all TTL level bus oriented transceiver applications.


Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes from a LOW-to-HIGH logic level. Output Enable ( $\overline{OE}n$ ) and Direction Control ( $DIRn$ ) pins are provided to control the transceiver outputs. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls ( $SBA_n$ ,  $SAB_n$ ) can multiplex stored and real-time (transparent mode) data. The  $DIR$  determines which bus will receive data when  $\overline{OE}$  is active LOW. In the isolation mode ( $\overline{OE}$  HIGH), A data may be stored in the B register or B data may be stored in the A register. Only one of the two buses, A or B, may be driven at one time.

- Designed for 2.7 to 3.6V  $V_{CC}$  Operation
- 5.2ns Maximum  $t_{pd}$
- 5V Tolerant — Interface Capability With 5V TTL Logic
- Supports Live Insertion and Withdrawal
- I<sub>OFF</sub> Specification Guarantees High Impedance When  $V_{CC} = 0V$
- LVTTTL Compatible
- LVCMOS Compatible
- 24mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (20 $\mu$ A)  
Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500mA
- ESD Performance: Human Body Model >2000V; Machine Model >200V

**MC74LCX16646**

**LCX**

**LOW-VOLTAGE CMOS  
16-BIT TRANSCEIVER/  
REGISTERED TRANSCEIVER**




**DT SUFFIX**  
PLASTIC TSSOP PACKAGE  
CASE 1202-01

**PIN NAMES**



Pins	Function
A0-A15	Side A Inputs/Outputs
B0-B15	Side B Inputs/Outputs
CAB <sub>n</sub> , CBA <sub>n</sub>	Clock Pulse Inputs
SAB <sub>n</sub> , SBA <sub>n</sub>	Select Control Inputs
DIR <sub>n</sub> , $\overline{OE}n$	Output Enable Inputs

This document contains information on a new product. Specifications and information herein are subject to change without notice.




# MC74LCX16646

## LOGIC DIAGRAM




BUS APPLICATIONS

Real Time Transfer – Bus B to Bus A




OE	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	L

Real Time Transfer – Bus A to Bus B




OE	DIR	CAB	CBA	SAB	SBA
L	H	X	X	L	X

Store Data from Bus A, Bus B or Busses A and B



OE	DIR	CAB	CBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

Transfer Storage Data to Bus A or Bus B



OE	DIR	CAB	CBA	SAB	SBA
L	L	X	H or L	X	H
L	H	H or L	X	H	X

# MC74LCX16646

## FUNCTION TABLE

		Inputs				Data Ports		Operating Mode
OEn	DIRn	CABn	CBAn	SABn	SBA n	An	Bn	
H	X					<b>Input</b>	<b>Input</b>	
		↑	↑	X	X	X	X	Isolation, Hold Storage
		↑	↑	X	X	l h X X	X X l h	Store A and/or B Data
L	H					<b>Input</b>	<b>Output</b>	
		↑	X*	L	X	L H	L H	Real Time A Data to B Bus
				H	X	X	QA	Stored A Data to B Bus
		↑	X*	L	X	l h	L H	Real Time A Data to B Bus; Store A Data
				H	X	L H	QA QA	Clock A Data to B Bus; Store A Data
L	L					<b>Output</b>	<b>Input</b>	
		X*	↑	X	L	L H	L H	Real Time B Data to A Bus
				X	H	QB	X	Stored B Data to A Bus
		X*	↑	X	L	L H	l h	Real Time B Data to A Bus; Store B Data
				X	H	QB QB	L H	Clock B Data to A Bus; Store B Data

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; L = Low Voltage Level; l = Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition; X = Don't Care; ↑ = Low-to-High Clock Transition; ↑ = NOT Low-to-High Clock Transition; QA = A input storage register; QB = B input storage register; \* = The clocks are not internally gated with either the Output Enables or the Source Inputs. Therefore, data at the A or B ports may be clocked into the storage registers, at any time. For I<sub>CC</sub> reasons, Do Not Float Inputs.

## ABSOLUTE MAXIMUM RATINGS\*

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0		V
V <sub>I</sub>	DC Input Voltage	-0.5 ≤ V <sub>I</sub> ≤ +7.0		V
V <sub>O</sub>	DC Output Voltage	-0.5 ≤ V <sub>O</sub> ≤ +7.0	Output in 3-State	V
		-0.5 ≤ V <sub>O</sub> ≤ V <sub>CC</sub> + 0.5	Note 1.	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	mA
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C

\* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

1. Output in HIGH or LOW State. I<sub>O</sub> absolute maximum rating must be observed.

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Typ	Max	Unit	
$V_{CC}$	Supply Voltage	Operating	2.0	3.3	3.6	V
		Data Retention Only	1.5	3.3	3.6	
$V_I$	Input Voltage	0		5.5	V	
$V_O$	Output Voltage (HIGH or LOW State) (3-State)	0		$V_{CC}$ 5.5	V	
$I_{OH}$	HIGH Level Output Current, $V_{CC} = 3.0V - 3.6V$			-24	mA	
$I_{OL}$	LOW Level Output Current, $V_{CC} = 3.0V - 3.6V$			24	mA	
$I_{OH}$	HIGH Level Output Current, $V_{CC} = 2.7V - 3.0V$			-12	mA	
$I_{OL}$	LOW Level Output Current, $V_{CC} = 2.7V - 3.0V$			12	mA	
$T_A$	Operating Free-Air Temperature	-40		+85	°C	
$\Delta V/\Delta V$	Input Transition Rise or Fall Rate, $V_{IN}$ from 0.8V to 2.0V. $V_{CC} = 3.0V$	0		10	ns/V	

## DC ELECTRICAL CHARACTERISTICS

Symbol	Characteristic	Condition	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		Unit
			Min	Max	
$V_{IH}$	HIGH Level Input Voltage (Note 2.)	$2.7V \leq V_{CC} \leq 3.6V$	2.0		V
$V_{IL}$	LOW Level Input Voltage (Note 2.)	$2.7V \leq V_{CC} \leq 3.6V$		0.8	V
$V_{OH}$	HIGH Level Output Voltage	$2.7V \leq V_{CC} \leq 3.6V; I_{OH} = -100\mu\text{A}$	$V_{CC} - 0.2$		V
		$V_{CC} = 2.7V; I_{OH} = -12\text{mA}$	2.2		
		$V_{CC} = 3.0V; I_{OH} = -18\text{mA}$	2.4		
		$V_{CC} = 3.0V; I_{OH} = -24\text{mA}$	2.2		
$V_{OL}$	LOW Level Output Voltage	$2.7V \leq V_{CC} \leq 3.6V; I_{OL} = 100\mu\text{A}$		0.2	V
		$V_{CC} = 2.7V; I_{OL} = 12\text{mA}$		0.4	
		$V_{CC} = 3.0V; I_{OL} = 16\text{mA}$		0.4	
		$V_{CC} = 3.0V; I_{OL} = 24\text{mA}$		0.55	
$I_I$	Input Leakage Current	$2.7V \leq V_{CC} \leq 3.6V; 0V \leq V_I \leq 5.5V$		$\pm 5.0$	$\mu\text{A}$
$I_{OZ}$	3-State Output Current	$2.7 \leq V_{CC} \leq 3.6V; 0V \leq V_O \leq 5.5V;$ $V_I = V_{IH}$ or $V_{IL}$		$\pm 5.0$	$\mu\text{A}$
$I_{OFF}$	Power-Off Leakage Current	$V_{CC} = 0V; V_I$ or $V_O = 5.5V$		10	$\mu\text{A}$
$I_{CC}$	Quiescent Supply Current	$2.7 \leq V_{CC} \leq 3.6V; V_I = \text{GND}$ or $V_{CC}$		20	$\mu\text{A}$
		$2.7 \leq V_{CC} \leq 3.6V; 3.6 \leq V_I$ or $V_O \leq 5.5V$		$\pm 20$	$\mu\text{A}$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	$2.7 \leq V_{CC} \leq 3.6V; V_{IH} = V_{CC} - 0.6V$		500	$\mu\text{A}$

2. These values of  $V_I$  are used to test DC electrical characteristics only.

# MC74LCX16646

## AC CHARACTERISTICS (Note 3.: $t_R = t_F = 2.5\text{ns}$ ; $C_L = 50\text{pF}$ ; $R_L = 500\Omega$ )

Symbol	Parameter	Waveform	Limits				Unit
			$T_A = -40^\circ\text{C to }+85^\circ\text{C}$				
			$V_{CC} = 3.0\text{V to }3.6\text{V}$		$V_{CC} = 2.7\text{V}$		
			Min	Max	Min	Max	
$f_{\text{max}}$	Clock Pulse Frequency	3	170				MHz
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay Input to Output	1	1.5 1.5	5.2 5.2	1.5 1.5	6.0 6.0	ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay Clock to Output	3	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay Select to Output	1	1.5 1.5	6.0 6.0	1.5 1.5	7.0 7.0	ns
$t_{\text{PZH}}$ $t_{\text{PZL}}$	Output Enable Time to High and Low Level	2	1.5 1.5	7.5 7.5	1.5 1.5	8.5 8.5	ns
$t_{\text{PHZ}}$ $t_{\text{PLZ}}$	Output Disable Time From High and Low Level	2	1.5 1.5	6.5 6.5	1.5 1.5	7.5 7.5	ns
$t_s$	Setup Time, HIGH or LOW Data to Clock	3	2.5		2.5		ns
$t_h$	Hold Time, HIGH or LOW Data to Clock	3	1.5		1.5		ns
$t_w$	Clock Pulse Width, HIGH or LOW	3	3.0		3.0		ns
$t_{\text{OSHL}}$ $t_{\text{OSLH}}$	Output-to-Output Skew (Note 4.)			1.0 1.0			ns

3. These AC parameters are preliminary and may be modified prior to release.

4. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $t_{\text{OSHL}}$ ) or LOW-to-HIGH ( $t_{\text{OSLH}}$ ); parameter guaranteed by design.


## DYNAMIC SWITCHING CHARACTERISTICS

Symbol	Characteristic	Condition	$T_A = +25^\circ\text{C}$			Unit
			Min	Typ	Max	
$V_{\text{OLP}}$	Dynamic LOW Peak Voltage (Note 5.)	$V_{CC} = 3.3\text{V}$ , $C_L = 50\text{pF}$ , $V_{\text{IH}} = 3.3\text{V}$ , $V_{\text{IL}} = 0\text{V}$		0.8		V
$V_{\text{OLV}}$	Dynamic LOW Valley Voltage (Note 5.)	$V_{CC} = 3.3\text{V}$ , $C_L = 50\text{pF}$ , $V_{\text{IH}} = 3.3\text{V}$ , $V_{\text{IL}} = 0\text{V}$		0.8		V


5. Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

## CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
$C_{\text{IN}}$	Input Capacitance	$V_{CC} = 3.3\text{V}$ , $V_I = 0\text{V}$ or $V_{CC}$	7	pF
$C_{\text{I/O}}$	Input/Output Capacitance	$V_{CC} = 3.3\text{V}$ , $V_I = 0\text{V}$ or $V_{CC}$	8	pF
$C_{\text{PD}}$	Power Dissipation Capacitance	10MHz, $V_{CC} = 3.3\text{V}$ , $V_I = 0\text{V}$ or $V_{CC}$	20	pF




**WAVEFORM 1 – SAB to B and SBA to A, An to Bn PROPAGATION DELAYS**  
 $t_R = t_F = 2.5\text{ns}$ , 10% to 90%;  $f = 1\text{MHz}$ ;  $t_W = 500\text{ns}$



**WAVEFORM 2 –  $\overline{OE}/\overline{DIR}$  to An/Bn OUTPUT ENABLE AND DISABLE TIMES**  
 $t_R = t_F = 2.5\text{ns}$ , 10% to 90%;  $f = 1\text{MHz}$ ;  $t_W = 500\text{ns}$


**Figure 1. AC Waveforms**





**WAVEFORM 3 - CLOCK to Bn/An PROPAGATION DELAYS, CLOCK MINIMUM PULSE WIDTH, An/Bn to CLOCK SETUP AND HOLD TIMES**


$t_R = t_F = 2.5\text{ns}$ , 10% to 90%;  $f = 1\text{MHz}$ ;  $t_W = 500\text{ns}$  except when noted



**WAVEFORM 4 - INPUT PULSE DEFINITION**

$t_R = t_F = 2.5\text{ns}$ , 10% to 90% of 0V to 2.7V

**Figure 1. AC Waveforms (continued)**



TEST	SWITCH
$t_{PLH}$ , $t_{PHL}$	Open
$t_{PZL}$ , $t_{PLZ}$	6V
Open Collector/Drain $t_{PLH}$ and $t_{PHL}$	6V
$t_{PZH}$ , $t_{PHZ}$	GND

$C_L = 50\text{pF}$  or equivalent (Includes jig and probe capacitance)

$R_L = R_1 = 500\Omega$  or equivalent

$R_T = Z_{OUT}$  of pulse generator (typically  $50\Omega$ )

**Figure 2. Test Circuit**