SMKS860-DECEMBER 1992

 Organization 	. 1	048	576	×	16
----------------------------------	-----	-----	-----	---	----

- Single 5-V Supply (10% Tolerance)
- Performance Ranges:

	ACCESS TIME trac Max	ACCESS TIME tCAC MAX	ACCESS TIME taa MAX	READ OR WRITE CYCLE MIN
'418160/P-60	60 ns	15 ns	30 ns	110 ns
'418160/P-70	70 ns	18 ns	35 ns	130 ns
'418160/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page Mode Operation With CAS-Before-RAS Refresh
- Long Refresh Period . . .
 1024-Cycle Refresh in 16 ms (Max)
 128 ms Max for Low-Power, Self-Refresh Version (TMS418160P)
- 3-State Unlatched Output
- Low Power Dissipation
- Self-Refresh With Low Power
- All Inputs, Outputs, and Clocks are TTL Compatible
- High-Reliability Plastic 42-Lead
 400-Mil-Wide Surface Mount (SOJ)
 Package, and 44/50-Lead Thin Small
 Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Texas Instruments EPIC™ CMOS Process

description

The TMS418160 series are high-speed, 16 777 216-bit dynamic random-access memories organized as 1 048 576 words of sixteen bits each.

The TMS418160P series are high-speed, low-power, self-refresh, 16 777 216-bit dynamic random-access memories organized as 1 048 576 words of sixteen bits each.

RE PA	CKAGET	DC PAC	CKAGET
(TOP	VIEW)	(TOP \	/IEW)
V _{CC} [1 DQ0[2 DQ1[3 DQ2[4 DQ3[5 V _{CC} [6 DQ4[7 DQ5] 8	42] Vss 41] DQ15 40] DQ14 39] DQ13 38] DQ12 37] Vss 36] DQ11 35] DQ10	V _{CC} [1 O DQ0[2 DQ1[3 DQ2[4 DQ3[5 V _{CC} [6 DQ4[7 DQ5[8	50 V _{SS} 49 DQ15 48 DQ14 47 DQ13 46 DQ12 45 V _{SS} 44 DQ11 43 DQ10
DQ6[] 9	34 DQ9	DQ6[] 9	42 DQ9
DQ7[] 10	33 🛭 DQ8	DQ7[] 10	41 DQ8
NC[] 11	32] NC	NC[] 11	40 NC
NC[] 12	31 LCAS		
<u>₩</u> [] 13	30 UCAS		
RAS[14	29 OE		L
NC 15	28 A9	NC[] 15	36 🛛 NC
NC 16	27 A8	NC[] 16	35] <u>LCAS</u>
A0[] 17	26 A7	W[] 17	34 UCAS
A1 [18	25 A6	RAS[] 18	33 DE
A2 19	24 A5	NC[] 19	32 🛛 A9
A3 20	23 A4	NC [] 20	31 🛛 A8
V _{CC} [21	22 j V _{SS}	A0[] 21	30 🛮 A7
		A1 🛛 22	29 🛛 A6
		A2[] 23	28 🛚 A5
		A3[] 24	27 🛛 A4
		V _{CC} [²⁵	26 V _{SS}
			

† Packages are shown for pinout reference only

ess Inputs In/Data Out er Column-Address Strobe
er Column-Address Strobe
Iternal Connection ut Enable Address Strobe Enable Supply

They employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power at low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. Maximum power dissipation is as low as 11 mW standby on 80 ns devices.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.



PRODUCT PREVIEW

The TMS418160 and TMS418160P are each offered in a 42-lead plastic surface mount SOJ (RE suffix) package, and a 44/50-lead plastic surface mount TSOP (DC suffix). These packages are characterized for operation from 0°C to 70°C.

operation

dual CAS

Two CAS pins (LCAS-UCAS) are provided to give independent control of the sixteen data I/O pins (DQ0-DQ15), with LCAS corresponding to DQ0-DQ7 and UCAS corresponding to DQ8-DQ15. For read or write cycles, the column address is latched on the first XCAS falling edge. Each XCAS pin going low enables its corresponding DQ pin with data coming from the column address to be latched on the first falling XCAS edge. All address setup and hold parameters are referenced to the first falling XCAS edge. The delay time from XCAS low to valid data out (see parameter t_{CAC}) is measured from each individual CAS to its corresponding DQx pin.

In order to latch in a new column address, all \overline{xCAS} pins must be brought high. The column precharge time (see parameter t_{CP}) is measured from the last \overline{xCAS} rising edge to the first falling \overline{xCAS} edge of the new cycle. Keeping a column address valid while toggling \overline{xCAS} requires a minimum setup time, t_{CLCH} . During t_{CLCH} , at least one \overline{xCAS} must be brought low before the other \overline{xCAS} is taken high.

For early write cycles, the data is latched on the first falling \overline{xCAS} edge. Only the DQs that have the corresponding \overline{xCAS} low will be written into. Each \overline{xCAS} will have to meet t_{CAS} minimum in order to ensure writing into the storage cell. In order to latch a new address and new data, all \overline{xCAS} pins need to come high and meet t_{CP} .

enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the RCAS page-mode cycle time used. With minimum RAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{xCAS} is high. The falling edge of the first \overline{xCAS} latches the column addresses. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts, because data retrieval begins as soon as column address is valid rather than when \overline{xCAS} transitions low. This performance improvement is referred to as *enhanced page mode*. Valid column address may be presented immediately after t_{RAH} (row address hold time) has been satisfied, usually well in advance of the falling edge of \overline{xCAS} . In this case, data is obtained after t_{CAC} max (access time from \overline{xCAS} low) if t_{AA} max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time \overline{xCAS} goes high, minimum access time for the next cycle is determined by t_{CPA} (access time from rising edge of the last \overline{xCAS}).

address (A0-A9)

Twenty address bits are required to decode 1 of 1 048 576 storage cell locations. Ten row-address bits are set up on pins A0 through A9 and latched onto the chip by RAS. Then, ten column–address bits are set up on pins A0 through A9 and latched onto the chip by the first xCAS. All addresses must be stable on or before the falling edge of RAS and xCAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. xCAS is used as a chip select, activating its corresponding output buffer and latching the address bits into the column-address buffers.



SMKS860-DECEMBER 1992

write enable (W)

The read or write mode is selected through the \overline{W} input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pullup resistor. The data inputs are disabled when the read mode is selected. When \overline{W} goes low prior to \overline{XCAS} (early write), data out will remain in the high-impedance state for the entire cycle permitting a write operation with \overline{OE} grounded.

data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\mathsf{xCAS}}$ or $\overline{\mathsf{W}}$ strobes data into the on-chip data latch. In an early-write cycle, $\overline{\mathsf{W}}$ is brought low prior to $\overline{\mathsf{xCAS}}$ and the data is strobed in by the first occurring $\overline{\mathsf{xCAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\mathsf{xCAS}}$ will already be low, thus the data will be strobed in by $\overline{\mathsf{W}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\mathsf{OE}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data out (DQ0-DQ15)

The three-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{xCAS} and \overline{OE} are brought low. In a read cycle, the output becomes valid after the access time interval t_{CAC} (which begins with the negative transition of \overline{xCAS}) as long as t_{RAC} and t_{AA} are satisfied.

output enable (OE)

 $\overline{\text{OE}}$ controls the impedance of the output buffers. When $\overline{\text{OE}}$ is high, the buffers will remain in the high-impedance state. Bringing $\overline{\text{OE}}$ low during a normal cycle will activate the output buffers, putting them in the low-impedance state. It is necessary for both $\overline{\text{RAS}}$ and $\overline{\text{xCAS}}$ to be brought low for the output buffers to go into low-impedance state, they will remain in the low-impedance state until either $\overline{\text{OE}}$ or $\overline{\text{xCAS}}$ is brought high.

RAS-only refresh

A refresh operation must be performed at least once every sixteen milliseconds (128 ms for TMS418160P) to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9). A normal read or write cycle will refresh all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding all \overline{xCAS} at the high (inactive) level, thus conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

hidden refresh

Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding xCAS at V_{IL} after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle.

xCAS-before-RAS refresh

xCAS-before-RAS refresh is utilized by bringing at least one xCAS low earlier than RAS (see parameter t_{CSR}) and holding it low after RAS falls (see parameter t_{CHR}). For successive xCAS-before-RAS refresh cycles, xCAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally. The external address is also ignored during the hidden refresh option.

A low-power battery-backup refresh mode that requires less than 500 μ A refresh current is available on the TMS418160P. Data integrity is maintained using xCAS-before-RAS refresh with a period of 125 μ s while holding RAS low for less than 1 μ s. To minimize current consumption, all input levels need to be at CMOS levels (V_{IL} < 0.2 V, V_{IH} > V_{CC} - 0.2 V).



SMKS860-DECEMBER 1992

self refresh (TMS418160P)


The self-refresh mode is entered by dropping \overline{xCAS} low prior to \overline{RAS} going low. Then \overline{xCAS} and \overline{RAS} are both held low for a minimum of 100 μs . The chip is then refreshed internally by an on-board oscillator. No external address is required since the CBR counter is used to keep track of the address. To exit the self-refresh mode both \overline{RAS} and \overline{xCAS} are brought high to satisfy t_{CHS}. Upon exiting self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

power up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight \overline{RAS} cycles is required after power-up to the full V_{CC} level.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown correspond to the RE package.



functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range on any pin (see Note 1)	– 1 V to 7 V
Supply voltage range on V _{CC}	– 1 V to 7 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	- 55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V
ž	High-level input voltage	2.4	_	6.5	~
VIL	Low-level input voltage (see Note 2)	-1		0.8	
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

SMKS860-DECEMBER 1992

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		'418160 '418160		'418160 '418160		'418160 '418160		UNIT
		,		MIN	MAX	MIN	MAX	MIN	MAX	
∨он	High-level output voltage	I _{OH} = − 5 mA		2.4		2.4		2.4		٧
VOL	Low-level output voltage	1 _{OL} = 4.2 mA			0.4		0.4		0.4	V
lý	Input current (leakage)	V _{CC} = 5.5 V, V _I = 0 to 6.5 V, All other pins = 0 V to V _{CC}			± 10		± 10		± 10	μА
ю	Output current (leakage)	$V_{CC} = 5.5 \text{ V}, V_O = 0 \text{ to } V_{CC}, \overline{xC}$	AS high		± 10		± 10		± 10	μΑ
lcc1 ^{†‡}	Read or write cycle current	V _{CC} = 5.5 V, Minimum cycle			TBD		TBD		TBD	mA
		V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS) ,	'418160		1		1		1	mA
		After 1 memory cycle, RAS and xCAS high	'418160P		500		500		500	μΑ
lCC3‡	Average refresh current (RAS-only or CBR)	VCC = 5.5 V, Minimum cycle, RAS cycling, xCAS high (RAS or RAS low after xCAS low (CBR)	nly)		TBD		TBD	ľ	TBD	mA
ICC4 ^{†§}	Average page current	VCC = 5.5 V, tpC = minimum, RAS low, xCAS cycling	_		TBD		TBD		TBD	mA
CC6¶	Self refresh	xCAS < 0.2 V, RAS < 0.2 V, Measured after t _{RASS} minimum	_		500		500		500	μА
ICC7†	Standby current, outputs enabled	RAS = V _{IH} , xCAS = V _{IL} , Data out = enabled			5		5		5	mA
lCC10 [¶]	Battery back-up operating current (equivalent refresh time is 128 ms). CBR only.	t _{RC} = 125 μs, t _{RAS} ≤ 1 μs, V _{CC} − 0.2 V ≤ V _{IH} ≤ 6.5 V, 0 V ≤ V _{IL} ≤ 0.2 V, W and OE = V Address and Data stable	IH.		500		500		500	μА

[†] Measured with outputs open.

[‡] Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$.

[§] Measured with a maximum of one address change while $\overline{xCAS} = V_{IH}$.

[¶] For TMS418160P only.

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\ \text{MHz}$ (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs			5	рF
C _{i(OE)}	Input capacitance, output enable			7	pF
C _{i(RC)}	Input capacitance, strobe inputs			7	pF
C _{i(W)}	Input capacitance, write-enable input			7	pF
CO	Output capacitance	_		7	pF

NOTE 3: V_{CC} equal to 5 V \pm 0.5 V and the bias on pins under test is 0 V.



SMKS860-DECEMBER 1992

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'418160-60 '418160P-6					'418160-70 '418160P-70		'418160-80 '418160P-80	
		MIN M	ΑX	MIN	MAX	MIN	MAX			
t _{CAC}	Access time from xCAS low		15		18		20	ns		
taa	Access time from column address		30		35		40	ns		
tRAC	Access time from RAS low		60		70		80	ns		
^t OEA	Access time from OE low		15		18	_	20	ns		
^t CPA	Access time from column precharge		35		40		45	ns		
tCLZ	Delay time, xCAS low to output in low Z	0		0		0		ns		
tон	Output data hold time (from xCAS)	3		3		3		ns		
tоно	Output data hold time (from OE)	3		3		3		ns		
tOFF	Output disable time after xCAS high (see Note 4)	0	15	0	18	0	20	ns		
tOEZ	Output disable time after OE high (see Note 4)	0	15	0	18	0	20	ns		

NOTE 4: topp and topy are specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 5)

		'41816 '41816			'418160-70 '418160P-70					UNIT
		MIN	MAX	MIN	MAX	MIN	MAX			
tRC	Read cycle time (see Note 6)	110		130		150		ns		
twc	Write cycle time	110		130		150		ns		
tRWC	Read-write/read-modify-write cycle time	155		181		205		ns		
tPC	Page-mode read or write cycle time (see Note 7)	40		45		50		ns		
tPRWC	Page-mode read-modify-write cycle time	85		96		105		ns		
tRASP	Page-mode pulse duration, RAS low (see Note 8)	60	100 000	70	100 000	80	100 000	ns		
tRAS	Non-page-mode pulse duration, RAS low (see Note 8)	60	10 000	70	10 000	80	10 000	ns		
^t CAS	Pulse duration, xCAS low (see Note 9)	15	10 000	18	10 000	20	10 000	ns		
tCP	Pulse duration, xCAS high (precharge)	10		10		10		ns		
tRP	Pulse duration, RAS high (precharge)	40		50		60		ns		
tWP	Write pulse duration	15		15		15		ns		
†ASC	Column-address setup time before XCAS low	0		0		0	_	ns		
†ASR	Row-address setup time before RAS low	0		0		0		ns		
tos	Data setup time before W low (see Note 10)	0		0		0		ns		
tRCS	Read setup time before xCAS low	0		0		0		ns		
tcwL	W-low setup time before xCAS high	15		18		20	-	ns		

NOTES: 5. Timing measurements are referenced to Vil max and VIH min.

- 6. All cycle times assume t_T = 5 ns.
- 7. tpc > tcp min + tcas min + 2tr.
- 8. In a read-modify-write cycle, t_{RWD} and t_{RWL} must be observed. Depending on the user's transition times, this may require additional RAS low time (tRAS).
- $\textbf{9.} \quad \textbf{In a read-modify-write} \ cycle, \ \textbf{1} \\ \textbf{CWD} \ \text{and} \ \textbf{1} \\ \textbf{CWL} \ \text{must} \ \text{be} \ \text{observed}. \ \textbf{Depending} \ \text{on the user's transition times}, \ \textbf{this may require} \ \textbf{additional} \\ \textbf{1} \\ \textbf{2} \\ \textbf{3} \\ \textbf{4} \\ \textbf{4} \\ \textbf{5} \\ \textbf{6} \\ \textbf$ xCAS low time (tCAS).
- 10. Reference to the first xCAS or W, whichever occurs last.



PRODUCT PREVIEW

TMS418160, TMS418160P 1 048 576-WORD BY 16-BIT HIGH-SPEED DYNAMIC RANDOM-ACCESS MEMORIES

SMKS860-DECEMBER 1992

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued) (see Note 5)

			'418160-60 '418160P-60		0-70 0P-70	'418166 '418166		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
^t RWL	W-low setup time before RAS high	15	_	18		20		ns
twcs	W-low setup time before xCAS low (see Note 12)	0	-	0		0	_	ns
[†] CAH	Column-address hold time after xCAS low	10		15		15		ns
^t DH	Data hold time after xCAS low (see Note 10)	10		15		15		ns
^t RAH	Row-address hold time after RAS low	10		10		10		ns
^t RCH	Read hold time after xCAS high (see Note 13)	0		0		0		ns
tRRH	Read hold time after RAS high (see Note 13)	5	_	5		5		ns
tWCH.	Write hold time after xCAS low (see Note 12)	15		15		15		ns
tCLCH	Hold time, xCAS low to xCAS high	5		5		5		ns
^t AWD	Delay time, column address to W low (see Note 14)	55		63		70		ns
tCHR	Delay time, RAS low to xCAS high (see Note 11)	20		20		20		ns
tCRP	Delay time, xCAS high to RAS low	5		5		5	·	ns
tcsH	Delay time, RAS low to xCAS high	60		70		80		ns
tCSR	Delay time, XCAS low to RAS low (see Note 11)	10		10		10		ns
tCWD	Delay time, XCAS low to W low (see Note 14)	40		46		50		ns
^t OEH	OE command hold time	15		18		20		ns
^t OED	Delay time, OE high before data at DQ	15		18		20		ns
^t ROH	Delay time, OE low to RAS high	10		10		10		ns
tRAD	Delay time, RAS low to column address (see Note 15)	15	30	15	35	15	40	ns
t _{RAL}	Delay time, column address to RAS high	30		35		40		ns
t _{CAL}	Delay time, column address to xCAS high	30		35		40		ns
tRCD	Delay time, RAS low to xCAS low (see Note 15)	20	45	20	52	20	60	ns
^t RPC	Delay time, RAS high to xCAS low	0		0		0		ns
^t RSH	Delay time, xCAS low to RAS high	. 15		18		20		ns
tRWD	Delay time, RAS low to W low (see Note 14)	85		98		110		ns
tCPW	Delay time, W from xCAS precharge	60		68		75		ns
tCPRH	RAS hold time from xCAS precharge	35		40		45		ns
tCPR	xCAS precharge before self refresh	0		0		0		ns
tRPS	RAS precharge after self refresh	110	-	130		150		ns

NOTES: 5. Timing measurements are referenced to VIL max and VIH min.

- 10. Reference to the first xCAS or W, whichever occurs last.
- 11. xCAS-before-RAS refresh only.
- 12. Early write operation only.
- 13. Either tRRH or tRCH must be satisfied for a read cycle.
- 14. Read-modify-write operation only.
- 15. Maximum value specified only to assure access time.



SMKS860-DECEMBER 1992

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded) (see Note 5)

		'41816 '41816		'41816 '41816		'41816 '41816		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRASS	Self refresh entry from RAS low	100		100		100		μ\$
tCHS	xCAS low hold time after RAS high (self refresh)	- 50		- 50		- 50		ns
t _{REF}	Refresh time interval (TMS418160 only)		16		16		16	ms
tREF	Refresh time interval, low power (TMS418160P only)		128		128		128	ms
ŧŢ	Transition time	3	30	3	30	3	30	ns

NOTES: 5. Timing measurements are referenced to VIL max and VIH min.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuits for Timing Parameters



NOTES: A. In order to hold the address latched by the first xCAS going low, the parameter to LCH must be met.

- B. t_{CAC} is measured from \overline{xCAS} to its corresponding DQx.
- C. xCAS order is arbitrary.
- D. Output may go from high-impedance to an invalid data state prior to the specified access time.


Figure 2. Read Cycle Timing



PRODUCT PREVIEW

SMKS860-DECEMBER 1992

PARAMETER MEASUREMENT INFORMATION



NOTES: A. $\underline{\text{In order}}$ to hold the address latched by the first $\overline{\text{xCAS}}$ going low, the parameter t_{CLCH} must be met.

B. xCAS order is arbitrary.

C. Reference to the first xCAS or W, whichever occurs last.

Figure 3. Write Cycle Timing

PARAMETER MEASUREMENT INFORMATION twc RAS **TRAS** ŧΤ ^tRCD t_{CSH} tCRP **tCAS** UCAS **t**RSH **tCLCH** (see Note A) **LCAS** tRAD . tCP **tASR** tRAH **tASC tCAL TRAL** Don't Care Column Row t_{CAH} twcs twch tCWL t_{RWL} twp Don't Care Don't Care Valid Data in DQ0-DQ15 ^tDH tps -


NOTES: A. In order to hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

B. xCAS order is arbitrary.

ŌĒ

Figure 4. Early Write Cycle Timing

Don't Care




NOTES: A. In order to hold the address latched by the first xCAS going low, the parameter tCLCH must be met.

- B. xCAS order is arbitrary.
- C. tCAC in measured from xCAS to its corresponding DQx.
- D. Output might go from a high-impedance state to an invalid data state prior to the specified access time.

Figure 5. Read-Modify-Write Cycle Timing






NOTES: A. In order to hold the address latched by the first xCAS going low, the parameter t_{CLCH} must be met.

- B. tCAC is measured from xCAS to its corresponding DQx.
- C. xCAS order is arbitrary.
- D. Output may go from high-impedance to an invalid data state prior to the specified access time.
- E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
- F. Access time is topa or taa dependent.

Figure 6. Enhanced Page-Mode Read Cycle Timing




PRODUCT PREVIEW



NOTES: A. In order to hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.

- B. xCAS order is arbitrary.
- C. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.
- D. Referenced to the first xCAS or W, whichever occurs last.

Figure 7. Enhanced Page-Mode Write Cycle Timing



NOTES: A. In order to hold the address latched by the first xCAS going low, the parameter tCLCH must be met.

- B. tCAC is measured from xCAS to its corresponding DQx.
- C. xCAS order is arbitrary.
- D. Output may go from high-impedance to an invalid data state prior to the specified access time.
- E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write cycle timing specifications are not violated.
- F. Access time is topa or tag dependent.

Figure 8. Enhanced Page-Mode Read-Modify-Write Cycle Timing



PRODUCT PREVIEW




Figure 9. RAS-Only Refresh Timing







Figure 10. Hidden Refresh Cycle Timing





NOTES: A. Any XCAS may be used.

Figure 11. Automatic (CAS-Before-RAS) Refresh Cycle Timing




Figure 12. Self Refresh Timing

device symbolization

