

SILICON GATE CMOS

32,768 WORD x 8 BIT CMOS STATIC RAM

Description

The TC55V328J is a 262,144 bit CMOS high speed static random access memory organized as 32,768 words by 8 bits and designed to operate from a single 3.3V supply. Toshiba's advanced CMOS technology and circuit design enable high speed, low voltage operation.


The TC55V328J features low power dissipation when the SRAM is deselected using chip enable (\overline{CE}) and has an output enable input (\overline{OE}) for fast memory access. It is suitable for use in high speed applications such as cache memory. All inputs and outputs are LVTTTL (low voltage TTL) compatible.

The TC55V328J is available in a 28-pin, 300mil SOJ package suitable for high density assembly.

Features

- Fast access time
 - TC55V328J-20 20ns (max.)
 - TC55V328J-25 25ns (max.)
 - TC55V328J-35 35ns (max.)
- Low power dissipation
 - Operation:
 - TC55V328J-20 70mA (max.)
 - TC55V328J-25 70mA (max.)
 - TC55V328J-35 70mA (max.)
 - Standby: 300 μ A (max.)
- Fully static operation
- Single power supply: 3.3V \pm 0.3V
- Output buffer control: \overline{OE}
- Inputs and outputs:
 - LVTTTL compatible
- Package:
 - TC55V328J: SOJ28-P-300A

Pin Connection (Top View)




(SOJ)

Pin Names

A0 ~ A14	Address Inputs
I/O1 ~ I/O8	Data Inputs/Outputs
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
V _{DD}	Power (+3.3V)
GND	Ground

Block Diagram



Operating Mode

MODE	\overline{CE}	\overline{OE}	WE	I/O1 - I/O8	POWER
Read	L	L	H	Output	I_{DD0}
Write	L	*	L	Input	I_{DD0}
Output Disable	L	H	H	High Impedance	I_{DD0}
Standby	H	*	*	High Impedance	I_{DDS}

* High or Low

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V_{DD}	Power Supply Voltage	-0.5 ~ 4.6	V
V_{IN}	Input Voltage	-0.5* ~ 4.6	V
V_{IO}	Input/Output Voltage	-0.5* ~ $V_{DD} + 0.5^{**}$	V
P_D	Power Dissipation	0.5	W
T_{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T_{STRG}	Storage Temperature	-65 ~ 150	°C
T_{OPR}	Operating Temperature	-10 ~ 85	°C

* -2.0V with a pulse width of 10ns

** $V_{DD} + 1.5V$ with a pulse width of 10ns

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	3.0	3.3	3.6	V
V_{IH}	Input High Voltage	2.0	—	$V_{DD} + 0.3^{**}$	V
V_{IL}	Input Low Voltage	-0.3*	—	0.8	V

* -1.5V with a pulse width of 10ns

** $V_{DD} + 1.0V$ with a pulse width of 10nsDC Characteristics ($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 3.3V \pm 0.3V$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	—	—	± 1	μA
I_{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$, $V_{OUT} = 0 \sim V_{DD}$	—	—	± 1	μA
V_{OH}	Output High Voltage	$I_{OH} = -2\text{mA}$	2.4	—	—	V
		$I_{OH} = -20\mu\text{A}$	$V_{DD} - 0.2$	—	—	V
V_{OL}	Output Low Voltage	$I_{OL} = 2\text{mA}$	—	—	0.4	V
		$I_{OL} = 20\mu\text{A}$	—	—	0.2	V
I_{DDO}	Operating Current	$t_{\text{cycle}} = \text{Min cycle}$, $\overline{CE} = V_{IL}$ Other Inputs = V_{IH}/V_{IL} , $I_{OUT} = 0 \text{ mA}$	—	—	70	mA
I_{DDs1}	Standby Current	$\overline{CE} = V_{IH}$ Other Inputs = V_{IH}/V_{IL} , $t_{\text{cycle}} = \text{Min cycle}$	—	—	20	mA
I_{DDs2}		$\overline{CE} = V_{DD} - 0.2V$ Other Inputs = $V_{DD} - 0.2V$ or $0.2V$	—	—	300	μA

Capacitance* ($T_a = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = \text{GND}$	6	pF
C_{IO}	Input/Output Capacitance	$V_{IO} = \text{GND}$	10	pF

*This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = 0 ~ 70°C, VDD = 3.3V±0.3V)

Read Cycle

SYMBOL	PARAMETER	TC55V328J-20		TC55V328J-25		TC55V328J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	20	-	25	-	35	-	ns
t _{ACC}	Address Access Time	-	20	-	25	-	35	
t _{CO}	\overline{CE} Access Time	-	20	-	25	-	35	
t _{OE}	\overline{OE} Access Time	-	10	-	12	-	15	
t _{OH}	Output Data Hold Time from Address Change	5	-	5	-	5	-	
t _{COE}	Output Enable Time from \overline{CE}	5	-	5	-	5	-	
t _{COD}	Output Disable Time from \overline{CE}	-	8	-	10	-	15	
t _{OEE}	Output Enable Time from \overline{OE}	1	-	1	-	1	-	
t _{ODE}	Output Disable Time From \overline{OE}	-	8	-	10	-	15	

Write Cycle

SYMBOL	PARAMETER	TC55V328J-20		TC55V328J-25		TC55V328J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	20	-	25	-	35	-	ns
t _{WP}	Write Pulse Width	13	-	15	-	20	-	
t _{AW}	Address Valid to End of Write	13	-	15	-	20	-	
t _{CW}	Chip Enable to End of Write	13	-	15	-	20	-	
t _{AS}	Address Setup Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{DS}	Data Setup Time	10	-	12	-	15	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	
t _{OE_W}	Output Enable Time From \overline{WE}	1	-	1	-	1	-	
t _{OD_W}	Output Disable Time From \overline{WE}	-	8	-	10	-	15	

AC Test Conditions

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1






Figure 1.

Timing Waveforms


Read Cycle (1)



Write Cycle 1 (4) (\overline{WE} Controlled Write)



Write Cycle 2 ⁽⁴⁾ (\overline{CE} Controlled Write)



Notes:

1. \overline{WE} is high for read cycles.
2. If the \overline{CE} low transition occurs coincident with or after the \overline{WE} low transition, outputs remain in a high impedance state.
3. If the \overline{CE} high transition occurs coincident with or prior to the \overline{WE} high transition, outputs remain in a high impedance state.
4. If \overline{OE} is high during a write cycle, the outputs are in a high impedance state during this period.
5. The following parameters are measured using the load shown in Fig. 1.
 - (A) t_{COE} , t_{OEE} , t_{OEw} . . . Output Enable Time
 - (B) t_{COD} , t_{ODo} , t_{ODw} . . . Output Disable Time

