# CDC9842 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS546B - NOVEMBER 1995 - REVISED MAY 1996

<ul> <li>Provides System Clock Solution for Pentium™/82430X/82430VX and PentiumPro 82440FX Chipsets</li> </ul>	(TOP)	DW PACKAGE (TOP VIEW)	
<ul> <li>Four Host-Clock Outputs With Programmable Frequency (50 MHz, 60 MHz and 66 MHz)</li> <li>Six PCI Clock Outputs at Half-CPU</li> </ul>	V <sub>CC</sub> 1 1 X1 1 2 X2 1 3 GND 1 4 OE 1 5	28 REF0 27 REF1 26 V <sub>CC</sub> 25 REF2 24 SBCLK	
Frequency  One 48-MHz Universal Serial Bus (USB) Clock Output  Three 14.318-MHz Reference Clock Outputs	HCLK0[6 HCLK1[7 V <sub>CC</sub> [8 HCLK2[9	23 ] GND 22 ] PCLK0 21 ] PCLK1 20 ] V <sub>CC</sub>	
All Output Clock Frequencies Derived From a Single 14.31818-MHz Crystal Input     LVTTL-Compatible Inputs and Outputs	HCLK3 ( 10 GND ( 11 SEL1 ( 12	19] PCLK2 18] PCLK3 17] GND	
Internal Loop Filters for Phase-Locked     Loops Eliminate the Need for External     Components	SEL0[ 13 V <sub>CC</sub> [ 14	16 PCLK4 15 PCLK5	
Operates at 3.3 V <sub>CC</sub>			

#### description

Packaged in Plastic Small-Outline Package

The CDC9842 is a high-performance clock synthesizer/driver that generates the system clocks necessary to support Pentium<sup>TM</sup>/82430X/82430VX and Pentium Pro 82440FX chipsets. Four host-clock outputs (HCLKn) are programmable to one of three frequencies (50 MHz, 60 MHz, or 66 MHz) via the SEL0 and SEL1 control inputs. Six PCI-clock outputs (PCLKn) are half the frequency of CPU clock outputs and are delayed 1 ns to 4 ns from the rising edge of the CPU clock. In addition, a universal serial bus (USB) clock output at 48 MHz (SBCLK) and three 14.318-MHz reference clock outputs (REF0, REF1, REF2) are provided.

All output frequencies are generated from a 14.318-MHZ crystal input. A reference clock can be provided at the X1 input instead of a crystal input.

Two phase-locked loops (PLLs) are used to generate the host clock frequency and the 48-MHz clock frequency. On-chip loop filters and internal feedback eliminate the need for external components. The PCI-clock frequency is derived directly from the host-clock frequency. The PLL circuit can be bypassed in the TEST mode (i.e., SEL0 = SEL1 = H) to distribute a test clock provided at the X1 input.

The host- and PCI-clock outputs provide low-skew/low-jitter clock signals for reliable clock operation. All outputs are 3 state and are enabled via OE.

Because the CDC9842 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at the X1 input, as well as following any changes to the OE or SELn inputs.



#### **FUNCTION TABLE**

OE	SEL0	SEL1	X1	HCLKn	PCLKn	REFn	SBCLK
L	Х	Х	14.318 MHz	Hi-Z	Hi-Z	Hi-Z	Hi-Z
н	L	L	14.318 MHz	50 MHz	25 MHz	14.318 MHz	48 MHz
н	L	н	14.318 MHz	60 MHz	30 MHz	14.318 MHz	48 MHz
Н	Н	L	14.318 MHz	66 MHz	33 MHz	14.318 MHz	48 MHz
н	н	Н	TCLK <sup>†</sup>	TCLK/2	TCLK/4	TCLK	TCLK/4

<sup>†</sup> TCLK is a test-clock input at the X1 input during test mode.

### functional block diagram 28 REFO X2 3 osc X1 \_2 27 REF1 25 REF2 ÷2 24 SBCLK 6 HCLKO 48-MHz 7 HCLK1 PLL 9 HCLK2 CPU CLK 10 HCLK3 PLL 15 PCLK5 16 PCLK4 SEL0 13 Select 18 PCLK3 Logic SEL1 12 19 PCLK2 21 PCLK1 22 PCLK0

#### CDC9842 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS546B - NOVEMBER 1995 - REVISED MAY 1996

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
V <sub>O</sub> (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO	16 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2)	
Storage temperature range, T <sub>stq</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

#### recommended operating conditions (see Note 3)

		MiN	MAX	UNIT
Vcc	Supply voltage	3.135	3.6	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage	L	8.0	V
VI	Input voltage	0	νcc	٧
ЮН	High-level output current		8	mA
lOL	Low-level output current	L'	8	mA
TA	Operating free-air temperature	0	70	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			UNIT
PARAMETER				MIN	TYP‡	MAX	UNII
٧ıK	$V_{CC} = 3.135 \text{ V},$	lj = −18 mA			_	-1.2	٧
۷он	V <sub>CC</sub> = 3.135 V,	IOH = -8 mA		2.5			
VOL	V <sub>CC</sub> = 3.135 V <sub>i</sub>	IOL = 8 mA				0.4	V
lg	V <sub>CC</sub> = 3.6 V,	V <sub>I</sub> = V <sub>CC</sub> or GND				±1	μA
loz	$V_{CC} = 3.6 \text{ V},$	VO = VCC or GND					μА
loo	V <sub>CC</sub> = 3.6 V,	lo = 0,	Outputs enabled§			50	mA
lcc	V <sub>I</sub> = V <sub>CC</sub> or GND	_	Outputs disabled			1	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND				6		pF
Co	VO = VCC or GND				6		рF

 $<sup>^{\</sup>ddagger}$  All typical values are at  $V_{CC}$  = 3.3 V.



The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book. literature number SCBD002.

<sup>§</sup> Device in normal operating mode with no load on outputs

#### CDC9842 PC MOTHERBOARD CLOCK SYNTHESIZER/DRIVER WITH 3-STATE OUTPUTS

SCAS546B - NOVEMBER 1995 - REVISED MAY 1996

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
	After SEL1, SEL0		5	
Stabilization time†	After OE↑		5	ms
	After power up		5	

<sup>†</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at X1. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

#### switching characteristics (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	то (ОИТРИТ)		V <sub>CC</sub> = 3.135 V to 3.6 V, T <sub>A</sub> = 0°C to 70°C		UNIT		
				MIN	MAX			
			HCLKn		200	ps		
<sup>t</sup> skew <sup>‡</sup>			PCLKn		400	ps		
Offset <sup>‡</sup>	HCLKn		PCLKn	1	4	ns		
+			HCKLn		±250	ps		
Jitter <sup>‡</sup>			PCLKn		±350	ps		
Duty cycle		Any output		45%	55%			
			SEL0 = L, SEL1 = L	20		ns		
		HCKLn	SEL0 = L, SEL1 = H	16.7		ns		
l <u>.</u>			SEL0 = H, SEL1 = L	15		ns		
t <sub>C</sub> ‡			SEL0 = L, SEL1 = L	40		ns		
		PCLKn	SEL0 = L, SEL1 = H	33.3		ns		
			SEL0 = H, SEL1 = L	30		ns		
2+,		HCLKn PCKLn HCKLn PCLKn			2			
t <sub>r</sub> ‡§				PCKLn		]	2	ns
2+.					2			
t <sub>f</sub> ‡§				] '		ns		

<sup>‡</sup> Specifications are applicable only after the PLL stabilization time has elapsed.

<sup>§</sup> Rise and fall times are characterized using the load circuits shown in Figure 1.

SCAS546B - NOVEMBER 1995 - REVISED MAY 1996

### PARAMETER MEASUREMENT INFORMATION CLOCK DRIVER CIRCUITS



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns,t<sub>f</sub> ≤ 2.5 ns.
- C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




Figure 2. Waveforms for Calculation of t<sub>skew</sub> and Offset