

# DRAM

MT4C1M16E5  
MT4LC1M16E5

## FEATURES

- JEDEC- and industry-standard x16 timing, functions, pinouts and packages
- High-performance CMOS silicon-gate process
- Single power supply (+3.3V ±0.3V or 5V ±10%)
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR), HIDDEN; optional Self Refresh
- BYTE WRITE access cycles
- 1,024-cycle refresh (10 row, 10 column addresses)
- Extended Data-Out (EDO) PAGE MODE access cycle
- 5V-tolerant inputs and I/Os on 3.3V devices

## OPTIONS

- Voltages
 

3.3V	LC
5V	C
- Packages
 

Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TG
- Timing
 

50ns access	-5
60ns access	-6
70ns access (3.3V only)	-7
- Refresh Rates
 

Standard Refresh (16ms period)	None
Self Refresh and (128ms period)	S
- Part Number Example: MT4LC1M16E5TG-6

## MARKING

*Note: The 1 Meg x 16 EDO DRAM base number differentiates the offerings in one place - MT4LC1M16E5. The third field distinguishes the low voltage offering: LC designates Vcc = 3.3V and C designates Vcc = 5V.*

## KEY TIMING PARAMETERS

SPEED	t <sub>RC</sub>	t <sub>RAC</sub>	t <sub>PC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>CAS</sub>
-5	84ns	50ns	20ns	25ns	15ns	8ns
-6	104ns	60ns	25ns	30ns	17ns	10ns
-7*	124ns	70ns	30ns	35ns	20ns	12ns


\*3.3V version only.

## GENERAL DESCRIPTION


The 1 Meg x 16 is a randomly accessed, solid-state memory containing 16,777,216 bits organized in a x16 configuration. The 1 Meg x 16 has both BYTE WRITE and WORD WRITE access cycles via two CAS# pins (CASL# and CASH#).

## PIN ASSIGNMENT (Top View)

### 44/50-Pin TSOP (DB-6)



### 42-Pin SOJ (DA-7)



**Note:** The “#” symbol indicates signal is active LOW.

## 1 MEG x 16 EDO DRAM PART NUMBERS

PART NUMBER	Vcc	REFRESH	PACKAGE	REFRESH
MT4LC1M16E5DJ	3.3V	1K	400-SOJ	Standard
MT4LC1M16E5DJS	3.3V	1K	400-SOJ	Self
MT4LC1M16E5TG	3.3V	1K	400-TSOP	Standard
MT4LC1M16E5TGS	3.3V	1K	400-TSOP	Self
MT4C1M16E5DJ	5V	1K	400-SOJ	Standard
MT4C1M16E5DJS	5V	1K	400-SOJ	Self
MT4C1M16E5TG	5V	1K	400-TSOP	Standard
MT4C1M16E5TGS	5V	1K	400-TSOP	Self

These function like a single CAS# found on other DRAMs in that either CASL# or CASH# will generate an internal CAS#.

The CAS# function and timing are determined by the first CAS# (CASL# or CASH#) to transition LOW and the last CAS# to transition back HIGH. Using only one of the two signals results in a BYTE WRITE cycle. CASL# transitioning LOW selects an access cycle for the lower byte (DQ1-DQ8), and CASH# transitioning LOW selects an access cycle for the upper byte (DQ9-DQ16).

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered 10 bits (A0-A9) at a time. RAS# is used to latch the first 10 bits

**GENERAL DESCRIPTION (continued)**

and CAS#, the latter 10 bits. The CAS# function also determines whether the cycle will be a refresh cycle (RAS# ONLY) or an active cycle (READ, WRITE or READ-WRITE) once RAS# goes LOW.

The CASL# and CASH# inputs internally generate a CAS# signal that functions like the single CAS# input on other DRAMs. The key difference is each CAS# input (CASL# and CASH#) controls its corresponding eight DQ inputs during WRITE accesses. CASL# controls DQ1-DQ8, and CASH# controls DQ9-DQ16. The two CAS# controls give the 1 Meg x 16 both BYTE READ and BYTE WRITE cycle capabilities.

A logic HIGH on WE# dictates READ mode, while a logic LOW on WE# dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS# (CASL# or CASH#), whichever occurs last. An EARLY WRITE occurs when WE is taken LOW prior to either CAS# falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE falls after CAS# (CASL# or CASH#) was taken LOW. During EARLY WRITE cycles, the data outputs (Q) will remain High-Z, regardless of the state of OE#. During LATE WRITE or READ-MODIFY-WRITE cycles, OE# must be taken HIGH to disable the data outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping OE# LOW, no write will occur, and the data outputs will drive read data from the accessed location.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by OE# and WE#.


**PAGE ACCESS**

PAGE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address-defined page boundary. The PAGE cycle is always initiated with a row address strobed-in by RAS#, followed by a column address strobed-in by CAS#. CAS# may be toggled-in by holding RAS# LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS# HIGH terminates the PAGE MODE of operation.

**EDO PAGE MODE**

The 1 Meg x 16 provides EDO PAGE MODE, which is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS# returns HIGH. EDO provides for CAS# precharge time ( $t_{CP}$ ) to occur without the output data going invalid. This elimination of CAS# output control provides for pipeline READS.

FAST PAGE MODE DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. EDO PAGE MODE DRAMs operate like FAST



**Figure 1  
OE# CONTROL OF DQs**

**EDO PAGE MODE (continued)**

PAGE MODE DRAMs, except data will remain valid or become valid after CAS# goes HIGH during READs, provided RAS# and OE# are held LOW. If OE# is pulsed while RAS# and CAS# are LOW, data will toggle from valid data to High-Z and back to the same valid data. If OE# is toggled or pulsed after CAS# goes HIGH while RAS# remains LOW, data will transition to and remain High-Z (refer to Figure 1). WE# can also perform the function of disabling the output drivers under certain conditions, as shown in Figure 2.

During an application, if the DQ outputs are wire OR'd, OE# must be used to disable idle banks of DRAMs. Alternatively, pulsing WE# to the idle banks during CAS# HIGH time will also High-Z the outputs. Independent of OE# control, the outputs will disable after  $t_{OFF}$ , which is referenced from the rising edge of RAS# or CAS#, whichever occurs last.

**BYTE ACCESS CYCLE**

The BYTE WRITES and BYTE READs are determined by the use of CASL# and CASH#. Enabling CASL# selects a lower BYTE access (DQ1-DQ8). Enabling CASH# selects an upper BYTE access (DQ9-DQ16). Enabling both CASL# and CASH# selects a WORD WRITE cycle.


The 1 Meg x 16 may be viewed as two 1 Meg x 8 DRAMs that have common input controls, with the exception of the CAS# inputs. Figure 3 illustrates the BYTE WRITE and WORD WRITE cycles.

Additionally, both bytes must always be of the same mode of operation if both bytes are active. A CAS# precharge must be satisfied prior to changing modes of operation between the upper and lower bytes. For example, an EARLY WRITE on one byte and a LATE WRITE on the other byte are not allowed during the same cycle. However, an EARLY WRITE on one byte and a LATE WRITE on the other byte, after a CAS# precharge has been satisfied, are permissible.

**REFRESH**

Preserve correct memory cell data by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# refresh cycle (RAS#-ONLY, CBR or HIDDEN) so that all 1,024 combinations of RAS# addresses are executed within  $t_{REF}^{(MAX)}$ , regardless of sequence. The CBR, Extended and Self Refresh cycles will invoke the internal refresh counter for automatic RAS# addressing.

The optional Self Refresh mode is available on the MT4LC1M16E5S. The "S" option allows the user a dynamic refresh, data retention mode at the extended refresh period



**Figure 2  
WE# CONTROL OF DQs**

**REFRESH (continued)**


of 128ms, i.e., 125µs per row when using distributed CBR refreshes. The “S” option also allows the user the choice of a fully static, low-power data retention mode. The optional Self Refresh feature is initiated by performing a CBR Refresh cycle and holding RAS# LOW for the specified t<sub>RASS</sub>.

The Self Refresh mode is terminated by driving RAS# HIGH for a minimum time of t<sub>RPS</sub>. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS# LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting Self Refresh.

However, if the DRAM controller utilizes a RAS#- ONLY or burst refresh sequence, all 1,024 rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.


**STANDBY**

Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the RAS# HIGH time.



**Figure 3  
WORD AND BYTE WRITE EXAMPLE**

**FUNCTIONAL BLOCK DIAGRAM**



**TRUTH TABLE**

FUNCTION	RAS#	CASL#	CASH#	WE#	OE#	ADDRESSES		DQs	NOTES	
						t <sub>R</sub>	t <sub>C</sub>			
Standby	H	H→X	H→X	X	X	X	X	High-Z		
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out		
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Upper Byte, Data-Out		
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte		
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In		
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z		
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In		
READ-WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2	
EDO-PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out	2
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out	2
	Any Cycle	L	L→H	L→H	H	L	n/a	n/a	Data-Out	2
EDO-PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In	1
EDO-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN REFRESH	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out	2
	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In	1, 3
RAS#-ONLY REFRESH	L	H	H	X	X	ROW	n/a	High-Z		
CBR REFRESH	H→L	L	L	H	X	X	X	High-Z	4	
SELF REFRESH	H→L	L	L	H	X	X	X	High-Z	4	

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either CASL# or CASH# active).
  2. These READ cycles may also be BYTE READ cycles (either CASL# or CASH# active).
  3. EARLY WRITE only.
  4. Only one CAS# must be active (CASL# or CASH#).

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Pin Relative to Vss:  
 3.3V ..... -1V to +4.6V  
 5V ..... -1V to +7V  
 Voltage on NC, Inputs or I/O Pins Relative to Vss:  
 3.3V ..... -1V to +5.5V  
 5V ..... -1V to +7V  
 Operating Temperature, T<sub>A</sub> (ambient) ..... 0°C to +70°C  
 Storage Temperature (plastic) ..... -55°C to +150°C  
 Power Dissipation ..... 1W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS**

(Notes: 1)

PARAMETER/CONDITION	SYMBOL	3.3V		5V		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Supply Voltage	V <sub>CC</sub>	3.0	3.6	4.5	5.5	V	
Input High Voltage: Valid Logic 1; all inputs, I/Os and any NC	V <sub>IH</sub>	2.0	5.5	2.4	V <sub>CC</sub> +1	V	
Input Low Voltage: Valid Logic 0; all inputs, I/Os and any NC	V <sub>IL</sub>	-1.0	0.8	-1.0	0.8	V	
Input Leakage Current: Any input at V <sub>IN</sub> (0V ≤ V <sub>IN</sub> ≤ V <sub>IH</sub> [MAX]); all other pins not under test = 0V	I <sub>I</sub>	-2	2	-2	2	μA	4
Output High Voltage: I <sub>OUT</sub> = -2mA (3.3V), -5mA (5V)	V <sub>OH</sub>	2.4	-	2.4	-	V	
Output Low Voltage: I <sub>OUT</sub> = 2mA (3.3V), 4.2mA (5V)	V <sub>OL</sub>	-	0.4	-	0.4	V	
Output Leakage Current: Any output at V <sub>OUT</sub> (0V ≤ V <sub>OUT</sub> ≤ 5.5V); DQ is disabled and in High-Z state	I <sub>OZ</sub>	-5	5	-5	5	μA	

**I<sub>cc</sub> OPERATING CONDITIONS AND MAXIMUM LIMITS**

(Notes: 1, 2, 3)

PARAMETER/CONDITION	SYM	SPEED	3.3V	5V	UNITS	NOTES
STANDBY CURRENT: TTL (RAS# = CAS# = V <sub>IH</sub> )	I <sub>cc1</sub>	ALL	1	2	mA	
STANDBY CURRENT: CMOS (non-S version only) (RAS# = CAS# = other inputs = V <sub>CC</sub> -0.2V)	I <sub>cc2</sub>	ALL	500	500	μA	
STANDBY CURRENT: CMOS (S version only) (RAS# = CAS# = other inputs = V <sub>CC</sub> -0.2V)	I <sub>cc2</sub>	ALL	150	150	μA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>cc3</sub>	-5 -6 -7	180 170 160	190 180 170	mA	5, 6
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS# = V <sub>IL</sub> , CAS#, address cycling: t <sub>PC</sub> = t <sub>PC</sub> [MIN])	I <sub>cc4</sub>	-5 -6 -7	140 130 120	150 140 130	mA	5, 6
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = V <sub>IH</sub> : t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>cc5</sub>	-5 -6 -7	180 170 160	190 180 170	mA	5, 6
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: t <sub>RC</sub> = t <sub>RC</sub> [MIN])	I <sub>cc6</sub>	-5 -6 -7	180 170 160	180 170 160	mA	5, 7
REFRESH CURRENT: Extended (S version only) Average power supply current: CAS# = 0.2V or CBR cycling; RAS# = t <sub>RAS</sub> (MIN); WE# = V <sub>CC</sub> -0.2V; A0-A10, OE# and D <sub>IN</sub> = V <sub>CC</sub> -0.2V or 0.2V (D <sub>IN</sub> may be left open), t <sub>RC</sub> = 125μs	I <sub>cc7</sub>	ALL	300	300	μA	5, 7
REFRESH CURRENT: Self (S version only) Average power supply current: CBR with RAS# ≥ t <sub>RASS</sub> (MIN) and CAS# held LOW; WE# = V <sub>CC</sub> -0.2V; A0-A10, OE# and D <sub>IN</sub> = V <sub>CC</sub> -0.2V or 0.2V (D <sub>IN</sub> may be left open)	I <sub>cc8</sub>	ALL	300	300	μA	5, 7



## CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C <sub>I1</sub>	5	pF	8
Input Capacitance: RAS#, CASL#,CASH#, WE#, OE#	C <sub>I2</sub>	7	pF	8
Input/Output Capacitance: DQ	C <sub>I0</sub>	7	pF	8

## AC ELECTRICAL CHARACTERISTICS

(Notes: 2, 3, 9, 10, 11, 12, 17) ( $V_{CC} [MIN] \leq V_{CC} \leq V_{CC} [MAX]$ )

AC CHARACTERISTICS PARAMETER	SYM	-5		-6		-7		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Access time from column address	t <sub>AA</sub>		25		30		35	ns	
Column address setup to CAS# precharge	t <sub>ACH</sub>	12		15		15		ns	
Column address hold time (referenced to RAS#)	t <sub>AR</sub>	38		45		50		ns	
Column address setup time	t <sub>ASC</sub>	0		0		0		ns	25
Row address setup time	t <sub>ASR</sub>	0		0		0		ns	25
Column address to WE# delay time	t <sub>AWD</sub>	42		49		59		ns	13
Access time from CAS#	t <sub>CAC</sub>		15		17		20	ns	14, 25
Column address hold time	t <sub>CAH</sub>	8		10		12		ns	25
CAS# pulse width	t <sub>CAS</sub>	8	10,000	10	10,000	12	10,000	ns	27
CAS# LOW to "don't care" during Self Refresh	t <sub>CHD</sub>	15		15		15		ns	
CAS# hold time (CBR Refresh)	t <sub>CHR</sub>	8		10		12		ns	7, 26
Last CAS# going LOW to first CAS# to return HIGH	t <sub>CLCH</sub>	10		10		10		ns	29
CAS# to output in Low-Z	t <sub>CLZ</sub>	0		0		0		ns	26
Data output hold after next CAS# LOW	t <sub>COH</sub>	3		3		3		ns	
CAS# precharge time	t <sub>CP</sub>	8		10		10		ns	15, 30
Access time from CAS# precharge	t <sub>CPA</sub>		28		35		40	ns	26
CAS# to RAS# precharge time	t <sub>CRP</sub>	5		5		5		ns	26
CAS# hold time	t <sub>CSH</sub>	38		45		50		ns	26
CAS# setup time (CBR Refresh)	t <sub>CSR</sub>	5		5		5		ns	7, 25
CAS# to WE# delay time	t <sub>CWD</sub>	28		35		40		ns	13, 25
Write command to CAS# lead time	t <sub>CWL</sub>	8		10		15		ns	26
Data-in hold time	t <sub>DH</sub>	8		10		12		ns	16, 25
Data-in setup time	t <sub>DS</sub>	0		0		0		ns	16, 25
Output disable	t <sub>OD</sub>	0	12	0	15	0	15	ns	
Output Enable	t <sub>OE</sub>		12		15		20	ns	17, 25
OE# hold time from WE# during READ-MODIFY-WRITE cycle	t <sub>OEH</sub>	8		10		10		ns	18
OE# HIGH hold from CAS# HIGH	t <sub>OEHC</sub>	5		10		10		ns	18
OE# HIGH pulse width	t <sub>OEP</sub>	5		5		5		ns	
OE# LOW to CAS# HIGH setup time	t <sub>OES</sub>	4		5		5		ns	
Output buffer turn-off delay	t <sub>OFF</sub>	0	12	0	15	0	15	ns	20, 26

**AC ELECTRICAL CHARACTERISTICS**


 (Notes: 2, 3, 9, 10, 11, 12, 17) ( $V_{CC} [MIN] \leq V_{CC} \leq V_{CC} [MAX]$ )

AC CHARACTERISTICS		-5		-6		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
OE# setup prior to RAS# during HIDDEN REFRESH cycle	$t_{ORD}$	0		0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	$t_{PC}$	20		25		30		ns	31
EDO-PAGE-MODE READ-WRITE cycle time	$t_{PRWC}$	47		56		71		ns	31
Access time from RAS#	$t_{RAC}$		50		60		70	ns	19
RAS# to column address delay time	$t_{RAD}$	9		12		12		ns	21
Row address hold time	$t_{RAH}$	9		10		10		ns	
RAS# pulse width	$t_{RAS}$	50	10,000	60	10,000	70	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	$t_{RASP}$	50	125,000	60	125,000	70	125,000	ns	
RAS# pulse width during Self Refresh	$t_{RASS}$	100		100		100		$\mu$ s	
Random READ or WRITE cycle time	$t_{RC}$	84		104		124		ns	
RAS# to CAS# delay time	$t_{RCD}$	11		14		14		ns	22, 25
Read command hold time (referenced to CAS#)	$t_{RCH}$	0		0		0		ns	23, 28
Read command setup time	$t_{RCS}$	0		0		0		ns	25
Refresh period (1,024 cycles)	$t_{REF}$		16		16		16	ms	
Refresh period (1,024 cycles) S version	$t_{REF}$		128		128		128	ms	
RAS# precharge time	$t_{RP}$	30		40		50		ns	
RAS# to CAS# precharge time	$t_{RPC}$	5		5		5		ns	
RAS# precharge time exiting Self Refresh	$t_{RPS}$	90		105		125		ns	
Read command hold time (referenced to RAS#)	$t_{RRH}$	0		0		0		ns	23
RAS# hold time	$t_{RSH}$	13		15		15		ns	32
READ WRITE cycle time	$t_{RWC}$	116		140		170		ns	
RAS# to WE# delay time	$t_{RWD}$	67		79		90		ns	13
Write command to RAS# lead time	$t_{RWL}$	13		15		15		ns	
Transition time (rise or fall)	$t_T$	2	50	2	50	2	50	ns	
Write command hold time	$t_{WCH}$	8		10		12		ns	32
Write command hold time (referenced to RAS#)	$t_{WCR}$	38		45		55		ns	
WE# command setup time	$t_{WCS}$	0		0		0		ns	13, 25
Output disable delay from WE#	$t_{WHZ}$	0	12	0	15	0	15	ns	
Write command pulse width	$t_{WP}$	5		5		5		ns	
WE# pulse to disable at CAS# HIGH	$t_{WPZ}$	10		10		12		ns	
WE# hold time (CBR Refresh)	$t_{WRH}$	8		10		10		ns	
WE# setup time (CBR Refresh)	$t_{WRP}$	8		10		10		ns	

## NOTES

1. All voltages referenced to V<sub>SS</sub>.
2. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is ensured.
3. An initial pause of 100μs is required after power-up, followed by eight RAS# refresh cycles (RAS#-ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the t<sub>REF</sub> refresh requirement is exceeded.
4. NC pins are assumed to be left floating and are not tested for leakage.
5. I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
6. Column address changed once each cycle.
7. Enables on-chip refresh and address counters.
8. This parameter is sampled. V<sub>CC</sub> = +3V; f = 1 MHz.
9. AC characteristics assume t<sub>T</sub> = 2.5ns.
10. V<sub>IH</sub> (MIN) and V<sub>IL</sub> (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>).
11. In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
12. Measured with a load equivalent to two TTL gates and 100pF; and V<sub>OL</sub> = 0.8V and V<sub>OH</sub> = 2V.
13. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>AWD</sub> and t<sub>CWD</sub> are not restrictive operating parameters. t<sub>WCS</sub> applies to EARLY WRITE cycles. t<sub>RWD</sub>, t<sub>AWD</sub> and t<sub>CWD</sub> apply to READ-MODIFY-WRITE cycles. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If t<sub>WCS</sub> < t<sub>WCS</sub> (MIN) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (MIN), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (MIN) and t<sub>CWD</sub> ≥ t<sub>CWD</sub> (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE# held HIGH and WE# taken LOW after CAS# goes LOW results in a LATE WRITE (OE#-controlled) cycle. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not applicable in a LATE WRITE cycle.
14. Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (MAX).
15. If CAS# is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS# must be pulsed HIGH for t<sub>CP</sub>.
16. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and WE# leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
17. If OE# is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted. Additionally, WE# must be pulsed during CAS# HIGH time in order to place I/O buffers in High-Z.
18. LATE WRITE and READ-MODIFY-WRITE cycles must have both t<sub>OD</sub> and t<sub>OEH</sub> met (OE# HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS# remains LOW and OE# is taken back LOW after t<sub>OEH</sub> is met. If CAS# goes HIGH prior to OE# going back LOW, the DQs will remain open.
19. Assumes that t<sub>RCD</sub> < t<sub>RCD</sub> (MAX). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the value shown.
20. t<sub>OFF</sub> (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>. It is referenced from the rising edge of RAS# or CAS#, whichever occurs last.
21. The t<sub>RAD</sub> (MAX) limit is no longer specified. t<sub>RAD</sub> (MAX) was specified as a reference point only. If t<sub>RAD</sub> was greater than the specified t<sub>RAD</sub> (MAX) limit, then access time was controlled exclusively by t<sub>AA</sub> (t<sub>RAC</sub> and t<sub>CAC</sub> no longer applied). With or without the t<sub>RAD</sub> (MAX) limit, t<sub>AA</sub>, t<sub>RAC</sub> and t<sub>CAC</sub> must always be met.
22. The t<sub>RCD</sub> (MAX) limit is no longer specified. t<sub>RCD</sub> (MAX) was specified as a reference point only. If t<sub>RCD</sub> was greater than the specified t<sub>RCD</sub> (MAX) limit, then access time was controlled exclusively by t<sub>CAC</sub> (t<sub>RAC</sub> [MIN] no longer applied). With or without the t<sub>RCD</sub> limit, t<sub>AA</sub> and t<sub>CAC</sub> must always be met.
23. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a READ cycle.
24. The first CAS#x edge to transition LOW.
25. Output parameter (DQx) is referenced to corresponding CAS# input; DQ1-DQ8 by CASL# and DQ9-DQ16 by CASH#.
26. Each CAS#x must meet minimum pulse width.
27. The last CAS#x edge to transition HIGH.
28. Last falling CAS#x edge to first rising CAS#x edge.
29. Last rising CAS#x edge to first falling CAS#x edge.
30. Last rising CAS#x edge to next cycle's last rising CAS#x edge.
31. Last CAS#x to go LOW.
32. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE# is LOW and OE# is HIGH.

**READ CYCLE**




**TIMING PARAMETERS**

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30		35	ns
t <sub>ACH</sub>	12		15		15		ns
t <sub>AR</sub>	38		45		50		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>CAC</sub>		15		17		20	ns
t <sub>CAH</sub>	8		10		12		ns
t <sub>CAS</sub>	8	10,000	10	10,000	12	10,000	ns
t <sub>CLCH</sub>	10		10		10		ns
t <sub>CLZ</sub>	0		0		0		ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSH</sub>	38		45		50		ns
t <sub>OD</sub>	0	12	0	15	0	15	ns

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>OE</sub>		12		15		20	ns
t <sub>OFF</sub>	0	12	0	15	0	15	ns
t <sub>RAC</sub>		50		60		70	ns
t <sub>RAD</sub>	9		12		12		ns
t <sub>RAH</sub>	9		10		10		ns
t <sub>RAS</sub>	50	10,000	60	10,000	70	10,000	ns
t <sub>RC</sub>	84		104		124		ns
t <sub>RCD</sub>	11		14		14		ns
t <sub>RCH</sub>	0		0		0		ns
t <sub>RCS</sub>	0		0		0		ns
t <sub>RP</sub>	30		40		50		ns
t <sub>RRH</sub>	0		0		0		ns
t <sub>RSH</sub>	13		15		15		ns

**NOTE:** 1. t<sub>OFF</sub> is referenced from rising edge of RAS# or CAS#, whichever occurs last.

**EARLY WRITE CYCLE**




**TIMING PARAMETERS**

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{ACH}$	12		15		15		ns
$t_{AR}$	38		45		50		ns
$t_{ASC}$	0		0		0		ns
$t_{ASR}$	0		0		0		ns
$t_{CAH}$	8		10		12		ns
$t_{CAS}$	8	10,000	10	10,000	12	10,000	ns
$t_{CLCH}$	10		10		10		ns
$t_{CRP}$	5		5		5		ns
$t_{CSH}$	38		45		50		ns
$t_{CWL}$	8		10		15		ns
$t_{DH}$	8		10		12		ns
$t_{DS}$	0		0		0		ns

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{RAD}$	9		12		12		ns
$t_{RAH}$	9		10		10		ns
$t_{RAS}$	50	10,000	60	10,000	70	10,000	ns
$t_{RC}$	84		104		124		ns
$t_{RCD}$	11		14		14		ns
$t_{RP}$	30		40		50		ns
$t_{RSH}$	13		15		15		ns
$t_{RWL}$	13		15		15		ns
$t_{WCH}$	8		10		12		ns
$t_{WCR}$	38		45		55		ns
$t_{WCS}$	0		0		0		ns
$t_{WP}$	5		5		5		ns

**READ-WRITE CYCLE**  
(LATE WRITE and READ-MODIFY-WRITE cycles)




**TIMING PARAMETERS**

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30		35	ns
t <sub>ACH</sub>	12		15		15		ns
t <sub>AR</sub>	38		45		55		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>AWD</sub>	42		49		59		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>CAC</sub>		15		17		20	ns
t <sub>CAH</sub>	8		10		12		ns
t <sub>CAS</sub>	8	10,000	10	10,000	12	10,000	ns
t <sub>CLCH</sub>	10		10		10		ns
t <sub>CLZ</sub>	0		0		0		ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSH</sub>	38		45		50		ns
t <sub>CWD</sub>	28		35		40		ns
t <sub>CWL</sub>	8		10		15		ns
t <sub>DH</sub>	8		10		12		ns

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>DS</sub>	0		0		0		ns
t <sub>OD</sub>	0	12	0	15	0	15	ns
t <sub>OE</sub>		12		15		20	ns
t <sub>OEH</sub>	8		10		10		ns
t <sub>RAC</sub>		50		60		70	ns
t <sub>RAD</sub>	9		12		12		ns
t <sub>RAH</sub>	9		10		10		ns
t <sub>RAS</sub>	50	10,000	60	10,000	70	10,000	ns
t <sub>RCD</sub>	11		14		14		ns
t <sub>RCS</sub>	0		0		0		ns
t <sub>RP</sub>	30		40		50		ns
t <sub>RSH</sub>	13		15		15		ns
t <sub>RWC</sub>	116		140		170		ns
t <sub>RWD</sub>	67		79		90		ns
t <sub>RWL</sub>	13		15		15		ns
t <sub>WP</sub>	5		5		5		ns



**EDO-PAGE-MODE EARLY WRITE CYCLE**



**TIMING PARAMETERS**


SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tACH	12		15		15		ns
tAR	38		45		50		ns
tASC	0		0		0		ns
tASR	0		0		0		ns
tCAH	8		10		12		ns
tCAS	8	10,000	10	10,000	12	10,000	ns
tCLCH	10		10		10		ns
tCP	8		10		10		ns
tCRP	5		5		5		ns
tCSH	38		45		50		ns
tCWL	8		10		15		ns
tDH	8		10		12		ns
tDS	0		0		0		ns

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
tPC	20		25		30		ns
tRAD	9		12		12		ns
tRAH	9		10		10		ns
tRASP	50	125,000	60	125,000	70	125,000	ns
tRCD	11		14		14		ns
tRP	30		40		50		ns
tRSH	13		15		15		ns
tRWL	13		15		15		ns
tWCH	8		10		12		ns
tWCR	38		45		55		ns
tWCS	0		0		0		ns
tWP	5		5		5		ns





**EDO-PAGE-MODE READ EARLY WRITE CYCLE  
(Pseudo READ-MODIFY-WRITE)**




DON'T CARE  
 UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30		35	ns
t <sub>ACH</sub>	12		15		15		ns
t <sub>AR</sub>	38		45		50		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>CAC</sub>		15		17		20	ns
t <sub>CAH</sub>	8		10		12		ns
t <sub>CAS</sub>	8	10,000	10	10,000	12	10,000	ns
t <sub>CLCH</sub>	10		10		10		ns
t <sub>COH</sub>	3		3		3		ns
t <sub>CP</sub>	8		10		10		ns
t <sub>CPA</sub>		28		35		40	ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSH</sub>	38		45		50		ns
t <sub>DH</sub>	8		10		12		ns

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>DS</sub>	0		0		0		ns
t <sub>OE</sub>		12		15		20	ns
t <sub>PC</sub>	20		25		30		ns
t <sub>RAC</sub>		50		60		70	ns
t <sub>RAD</sub>	9		12		12		ns
t <sub>RAH</sub>	9		10		10		ns
t <sub>RASP</sub>	50	125,000	60	125,000	70	125,000	ns
t <sub>RCD</sub>	11		14		14		ns
t <sub>RCH</sub>	0		0		0		ns
t <sub>RCS</sub>	0		0		0		ns
t <sub>RP</sub>	30		40		50		ns
t <sub>RSH</sub>	13		15		15		ns
t <sub>WCH</sub>	8		10		12		ns
t <sub>WCS</sub>	0		0		0		ns
t <sub>WHZ</sub>	0	12	0	15	0	15	ns

**READ CYCLE**  
(with WE#-controlled disable)




**TIMING PARAMETERS**


SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30		35	ns
t <sub>AR</sub>	38		45		50		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>CAC</sub>		15		17		20	ns
t <sub>CAH</sub>	8		10		12		ns
t <sub>CAS</sub>	8	10,000	10	10,000	12	10,000	ns
t <sub>CLCH</sub>	10		10		10		ns
t <sub>CLZ</sub>	0		0		0		ns
t <sub>CP</sub>	8		10		10		ns
t <sub>CRP</sub>	5		5		5		ns



SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CSH</sub>	38		45		50		ns
t <sub>OD</sub>	0	12	0	15	0	15	ns
t <sub>OE</sub>		12		15		20	ns
t <sub>RAC</sub>		50		60		70	ns
t <sub>RAD</sub>	9		12		12		ns
t <sub>RAH</sub>	9		10		10		ns
t <sub>RCD</sub>	11		14		14		ns
t <sub>RCH</sub>	0		0		0		ns
t <sub>RCS</sub>	0		0		0		ns
t <sub>WHZ</sub>	0	12	0	15	0	15	ns
t <sub>WPZ</sub>	10		10		12		ns

**RAS#-ONLY REFRESH CYCLE**  
(OE# and WE# = DON'T CARE)



**CBR REFRESH CYCLE**  
(Addresses and OE# = DON'T CARE)




 DON'T CARE  
 UNDEFINED

**TIMING PARAMETERS**

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>ASR</sub>	0		0		0		ns
t <sub>CHR</sub>	8		10		12		ns
t <sub>CP</sub>	8		10		10		ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>CSR</sub>	5		5		5		ns
t <sub>RAH</sub>	9		10		10		ns

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RAS</sub>	50	10,000	60	10,000	70	10,000	ns
t <sub>RC</sub>	84		104		124		ns
t <sub>RP</sub>	30		40		50		ns
t <sub>RPC</sub>	5		5		5		ns
t <sub>WRH</sub>	8		10		10		ns
t <sub>WRP</sub>	8		10		10		ns

**HIDDEN REFRESH CYCLE <sup>32</sup>**  
(WE# = HIGH; OE# = LOW)




**TIMING PARAMETERS**

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30		35	ns
t <sub>AR</sub>	38		45		50		ns
t <sub>ASC</sub>	0		0		0		ns
t <sub>ASR</sub>	0		0		0		ns
t <sub>CAC</sub>		15		17		20	ns
t <sub>CAH</sub>	8		10		12		ns
t <sub>CHR</sub>	8		10		12		ns
t <sub>CLZ</sub>	0		0		0		ns
t <sub>CRP</sub>	5		5		5		ns
t <sub>OD</sub>	0	12	0	15	0	15	ns

SYMBOL	-5		-6		-7		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>OE</sub>		12		15		20	ns
t <sub>OFF</sub>	0	12	0	15	0	15	ns
t <sub>ORD</sub>	0		0		0		ns
t <sub>RAC</sub>		50		60		70	ns
t <sub>RAD</sub>	9		12		12		ns
t <sub>RAH</sub>	9		10		10		ns
t <sub>RAS</sub>	50	10,000	60	10,000	70	10,000	ns
t <sub>RCD</sub>	11		14		14		ns
t <sub>RP</sub>	30		40		50		ns
t <sub>RSH</sub>	13		15		15		ns

**SELF REFRESH CYCLE**  
(Addresses and OE# = DON'T CARE)




**TIMING PARAMETERS**

	-5		-6		-7		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t <sup>1</sup> CHD	15		15		15		ns
t <sup>1</sup> CLCH	10		10		10		ns
t <sup>1</sup> CP	8		10		10		ns
t <sup>1</sup> CSR	5		5		5		ns
t <sup>1</sup> RASS	100		100		100		μs

	-5		-6		-7		
SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
t <sup>1</sup> RP	30		40		50		ns
t <sup>1</sup> RPC	5		5		5		ns
t <sup>1</sup> RPS	90		105		125		ns
t <sup>1</sup> WRH	8		10		10		ns
t <sup>1</sup> WRP	8		10		10		ns


**NOTE:** 1. Once t<sup>1</sup>RASS (MIN) is met and RAS# remains LOW, the DRAM will enter Self Refresh mode.  
2. Once t<sup>1</sup>RPS is satisfied, a complete burst of all rows should be executed.

**44/50-PIN PLASTIC TSOP (400 mil)  
DB-6**



- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

**42-PIN PLASTIC SOJ (400 mil)  
DA-7**



- NOTE:**
1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.
  2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.