## FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Low propagation delay
- TTL-compatible input and output levels
- Undershoot clamp diodes on all switch and control inputs
- Available in SSOP and TSSOP packages


## APPLICATIONS:

- Resource sharing
- Crossbar switching
- Hot-docking
- Voltage translation (5V to 3.3 V )


## DESCRIPTION:

The QS316212 provides a set of 24 high-speed CMOS TTL-compatible bus-exchange switches. The low ON resistance of the QS316212 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which provides data exchanging between the four signal ports through the data-select (S0-S2) terminals.

The QS316212 is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



SSOP/ TSSOP TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description |  | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vterm ${ }^{(2)}$ | Supply Voltage to Ground |  | -0.5 to +7 | V |
| Vterm ${ }^{(3)}$ | DC Switch Voltage Vs |  | -0.5 to +7 | V |
| Vterm ${ }^{(3)}$ | DC Input Voltage VIn |  | -0.5 to +7 | V |
| VAC | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns}$ ) |  | -3 | V |
| Iout | DC Output Current |  | 120 | mA |
| Pmax | Maximum Power <br> Dissipation ( $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ ) | SSOP | 0.93 | W |
|  |  | TSSOP | 0.77 |  |
| TstG | Storage Temperature |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc

CAPACITANCE $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{ViN}=0 \mathrm{~V}, \mathrm{~V}\right.$ out $\left.=0 \mathrm{~V}\right)$

| Pins | Typ. | Max. ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: |
| Control Inputs | 4 | 5 | pF |
| Quickswitch Channels (Switch OFF) | 7.5 | 9 | pF |

NOTE:

1. This parameter is guaranteed but not production tested.

## PIN DESCRIPTION

| Pin Names | I/0 | Description |
| :---: | :---: | :---: |
| 1Ax-12Ax | I/O | Bus A |
| $1 \mathrm{Bx}-12 \mathrm{Bx}$ | I/O | Bus B |
| S0-S2 | I | Data Select |

FUNCTIONTABLE ${ }^{(1)}$

| S2 | S1 | So | XA1 | xA2 | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | Z | Z | Disconnect |
| L | L | H | xB1 | Z | xA1 to xB 1 |
| L | H | L | xB2 | Z | xA1 to xB 2 |
| L | H | H | Z | xB1 | xA2 to xB 1 |
| H | L | L | Z | xB2 | xA2 to xB 2 |
| H | L | H | Z | Z | Disconnect |
| H | H | L | xB1 | xB2 | $\mathrm{xA}_{1}$ to $\mathrm{xB1}, \mathrm{xA} 2$ to $\mathrm{xB2}$ |
| H | H | H | xB2 | xB1 | $x A_{1}$ to $\mathrm{xB2}, \mathrm{xA}_{2}$ to xB 1 |

## NOTE:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
Z = High-Impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=5 \mathrm{~V} \pm 10 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Inputs | 2 | - | - | V |
| VIL | InputLOW Voltage | Guaranteed Logic LOW for Control Inputs | - | - | 0.8 | V |
| In | InputLeakage Current (Control Inputs) | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | Off-StateCurrent(Hi-Z) | OV $\leq$ Vout $\leq$ Vcc, Switches OFF | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron | Switch ON Resistance ${ }^{(2)}$ | VCC $=$ Min., VIN $=0 \mathrm{~V}$, ION $=30 \mathrm{~mA}$ | - | 5 | 7 | $\Omega$ |
|  |  | $\mathrm{VCC}=$ Min., VIN $=2.4 \mathrm{~V}$, $\mathrm{ION}=15 \mathrm{~mA}$ | - | 10 | 12 |  |
| Vp | Pass Voltage ${ }^{(3)}$ | $\mathrm{VIN}=\mathrm{VCC}=5 \mathrm{~V}$, IOUT $=-5 \mu \mathrm{~A}$ | 3.7 | 4 | 4.2 | V |

NOTES:

1. Typical values are at $\mathrm{V} C \mathrm{C}=5 \mathrm{~V}$ and $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Ron is guaranteed but not production tested.
3. Pass voltage is guaranteed but not production tested.

TYPICAL ON RESISTANCE vs Vin AT Vcc $=5 \mathrm{~V}$


## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | TestConditions ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | Vcc = Max., VIN = GND or Vcc, $f=0$ | 3 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lcC}$ | Power Supply Current per Control Input HIGH ${ }^{(2)}$ | Vcc = Max., VIN = 3.4V, f=0 | 2.5 | mA |
| ICCD | Dynamic Power Supply Current per MHz ${ }^{(3)}$ | Vcc = Max., A and B Pins Open, Control Inputs Toggling @ 50\% Duty Cycle | 0.25 | $\mathrm{mA} / \mathrm{MHz}$ |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per TTL-driven input $(\mathrm{VIN}=3.4 \mathrm{~V})$. A and B pins do not contribute to $\Delta \mathrm{lcc}$.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The $A$ and $B$ inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5 \mathrm{~V} \pm 10 \%$
CLOAD $=50 \mathrm{pF}$, RLOAD $=500 \Omega$ unless otherwise noted.

| Symbol | Parameter | Min. ${ }^{(1)}$ | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | DataPropagation Delay ${ }^{(2)}$ $x A x$ to $x B x, x B x$ to $x A x$ | - | - | $0.25{ }^{(3)}$ | ns |
| $\begin{aligned} & \text { tPZL } \\ & \text { tPZH } \end{aligned}$ | Switch Turn-On Delay Sx to $x A x, x B x$ | 1.5 | - | 6.5 | ns |
| $\begin{aligned} & \text { tPLZ } \\ & \text { tPHZ } \end{aligned}$ | Switch Turn-OffDelay ${ }^{(2)}$ Sx to $x A x, x B x$ | 1.5 | - | 6.2 | ns |

## NOTES:

1. Minimums are guaranteed but not production tested.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns at $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

ORDERINGINFORMATION

$\qquad$

