# National Semiconductor is now part of Texas Instruments.

Search <a href="http://www.ti.com/">http://www.ti.com/</a> for the latest technical information and details on our current products and services.



## **SM73306**

## **CMOS Rail-to-Rail Input and Output Operational Amplifier**

### **General Description**

The SM73306 amplifier was specifically developed for single supply applications that operate from –40°C to +125°C. This wide temperature range makes it well-suited for photovoltaic systems. A unique design topology enables the SM73306 common-mode voltage range to accommodate input signals beyond the rails. This eliminates non-linear output errors due to input signals exceeding a traditionally limited common-mode voltage range. The SM73306 signal range has a high CMRR of 82 dB for excellent accuracy in non-inverting circuit configurations.

The SM73306 rail-to-rail input is complemented by rail-to-rail output swing. This assures maximum dynamic signal range which is particularly important in 5V systems.

Ultra-low input current of 150 fA and 120 dB open loop gain provide high accuracy and direct interfacing with high impedance sources.

### **Features**

(Typical unless otherwise noted)


- Renewable Energy Grade
- Rail-to-Rail input common-mode voltage range, guaranteed over temperature
- Rail-to-Rail output swing within 20 mV of supply rail, 100 kΩ load
- Operates from 5V to 15V supply
- Excellent CMRR and PSRR 82 dB
- Ultra low input current 150 fA
- High voltage gain (R<sub>1</sub> = 100 kΩ) 120 dB
- Low supply current (@ V<sub>S</sub> = 5V) 500 µA/Amplifier
- Low offset voltage drift 1.0 µV/°C

## **Applications**

- Automotive transducer amplifier
- Pressure sensor
- Oxygen sensor
- Temperature sensor
- Speed sensor



## **Connection Diagram**



# **Ordering Information**

Part Number	Package	Transport Media	Package Marking	NSC Drawing
SM73306MA		95 Units in Rails	S3306	
SM73306MAE	SOIC-8	250 Units in Tape and Reel	S3306	M08A
SM73306MAX		2500 Units in Tape and Reel	S3306	

## **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

2000V ESD Tolerance (Note 2) Differential Input Voltage ±Supply Voltage Voltage at Input/Output Pin  $(V^{+}) + 0.3V, (V^{-}) - 0.3V$ Supply Voltage (V+ - V-) Current at Input Pin ±5 mA Current at Output Pin (Note 3) ±30 mA Current at Power Supply Pin 40 mA Lead Temp. (Soldering, 10 sec.) 260°C Storage Temperature Range -65°C to +150°C Junction Temperature (Note 4) 150°C

## **Operating Conditions** (Note 1)

Supply Voltage  $2.5V \le V^+ \le 15.5V$ Junction Temperature Range  $-40^{\circ}\text{C} \le T_{\text{J}} \le +125^{\circ}\text{C}$ Thermal Resistance ( $\theta_{\text{JA}}$ )  $171^{\circ}\text{C/W}$ 

### **DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1$  M $\Omega$ . **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Conditions	Typ ( <i>Note 5</i> )	Limit (Note 6)	Units
/ <sub>os</sub>	Input Offset Voltage		0.11	6.0	mV
				6.8	max
TCV <sub>os</sub>	Input Offset Voltage		1.0		μV/°C
	Average Drift				
l <sub>B</sub>	Input Bias Current	(Note 11)	0.15	200	pA max
l <sub>os</sub>	Input Offset Current	(Note 11)	0.075	100	pA max
R <sub>IN</sub>	Input Resistance		>10		Tera Ω
C <sub>IN</sub>	Common-Mode		3		pF
	Input Capacitance				
CMRR	Common-Mode	0V ≤ V <sub>CM</sub> ≤ 15V	82	63	dB
	Rejection Ratio	V+ = 15V		58	min
		0V ≤ V <sub>CM</sub> ≤ 5V	82	63	
				58	
+PSRR	Positive Power Supply	5V ≤ V+ ≤ 15V,	82	63	dB
	Rejection Ratio	V <sub>O</sub> = 2.5V		58	min
-PSRR	Negative Power Supply	0V ≤ V- ≤ -10V,	82	63	dB
	Rejection Ratio	$V_{O} = 2.5V$		58	min
V <sub>CM</sub>	Input Common-Mode	V+ = 5V and 15V	V0.3	-0.25	V
	Voltage Range	For CMRR ≥ 50 dB		0	max
			V+ + 0.3	V+ + 0.25	V
				V+	min
A <sub>V</sub>	Large Signal Voltage Gain	$R_L = 2 \text{ k}\Omega$ : Sourcing	300		V/mV
		(Note 7) Sinking	40		min

Symbol	Parameter	Conditions	Typ ( <i>Note 5</i> )	Limit (Note 6)	Units
V <sub>o</sub>	Output Swing	V+ = 5V	4.9	4.8	V
		$R_L = 2 k\Omega$ to V+/2		4.7	min
			0.1	0.18	V
				0.24	max
		V+ = 5V	4.7	4.5	V
		$R_{L} = 600\Omega$ to V+/2		4.24	min
			0.3	0.5	V
				0.65	max
		V+ = 15V	14.7	14.4	V
		$R_L = 2 k\Omega$ to V+/2		14.0	min
			0.16	0.35	V
				0.5	max
		V+ = 15V	14.1	13.4	V
		$R_{L} = 600\Omega$ to V+/2		13.0	min
			0.5	1.0	V
				1.5	max
l <sub>sc</sub>	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0V	25	16	
				10	
	V+ = 5V	Sinking, V <sub>O</sub> = 5V	22	11	
				8	mA
I <sub>sc</sub>	Output Short Circuit Current	Sourcing, V <sub>O</sub> = 0V	30	28	min
				20	
	V+ = 15V	Sinking, V <sub>O</sub> = 5V ( <i>Note 8</i> )	30	30	
				22	
S	Supply Current	$V^{+} = +5V, V_{O} = V^{+}/2$	1.0	1.75	mA
				2.1	max
		$V^{+} = +15V, V_{O} = V^{+}/2$	1.3	1.95	mA
				2.3	max

### **AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1$  M $\Omega$ . **Boldface** limits apply at the temperature extremes

Symbol	Parameter	Conditions	Typ ( <i>Note 5</i> )	Limit (Note 6)	Units
SR	Slew Rate	(Note 9)	1.3	0.7	Vµs min
				0.5	
GBW	Gain-Bandwidth Product	V+ = 15V	1.5		MHz
$\overline{\phi_{m}}$	Phase Margin		50		Deg
G <sub>m</sub>	Gain Margin		15		dB
	Amp-to-Amp Isolation	(Note 10)	150		dB
e <sub>n</sub>	Input-Referred	F = 1 kHz	37		nV
	Voltage Noise	$V_{CM} = 1V$			$\overline{\sqrt{HZ}}$
i <sub>n</sub>	Input-Referred	F = 1 kHz	0.06		pA √HZ
	Current Noise				$\overline{\sqrt{HZ}}$
T.H.D.	Total Harmonic Distortion	F = 1 kHz, A <sub>V</sub> = -2	0.01		
		$R_L = 10 \text{ k}\Omega, V_O = -4.1 V_{PP}$			
		F = 10 kHz, A <sub>V</sub> = -2			%
		$R_L = 10 \text{ k}\Omega, V_O = 8.5 V_{PP}$	0.01		
		V+ = 10V			

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5 k $\Omega$  in series with 100 pF.

**Note 3:** Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.

Note 4: The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7:  $V^+ = 15V$ ,  $V_{CM} = 7.5V$  and  $R_L$  connected to 7.5V. For Sourcing tests, 7.5V  $\leq V_O \leq 11.5V$ . For Sinking tests, 3.5V  $\leq V_O \leq 7.5V$ .


Note 8: Do not short circuit output to V+, when V+ is greater than 13V or reliability will be adversely affected.


Note 9: V+ = 15V. Connected as voltage follower with 10V step input. Number specified is the slower of the positive and negative slew rates.


Note 10: Input referred, V+ = 15V and  $R_L = 100 \text{ k}\Omega$  connected to 7.5V. Each amp excited in turn with 1 kHz to produce  $V_Q = 12 \text{ V}_{PP}$ .


Note 11: Guaranteed limits are dictated by tester limits and not device performance. Actual performance is reflected in the typical value.


## Typical Performance Characteristics $V_S = +15V$ , Single Supply, $T_A = 25$ °C unless otherwise specified
















### Sinking Current vs Output Voltage




Output Voltage Referenced to GND (V)

### Output Voltage Swing vs Supply Voltage




Input Voltage Noise




30159535


### Sinking Current vs Output Voltage




# Input Voltage Noise vs Frequency




# Input Voltage Noise vs Input Voltage











# Negative PSRR vs Frequency


30159539




# Crosstalk Rejection vs Frequency




# Positive PSRR vs Frequency



#### 30159540




30159542




30159543







30159545




CMRR vs Input Voltage




30159544




30159546



30159548









# Maximum Output Swing vs Frequency

30159551




#### Open Loop Frequency Response




#### 30159550

#### Open Loop Frequency Response vs Temperature




30159552

#### Gain and Phase vs Capacitive Load



30159554


#### Gain and Phase vs **Capacitive Load**



30159555


### 1000 900

Open Loop Output Impedance vs Frequency




30159556

#### **Open Loop Output** Impedance vs Frequency




30159557

#### Slew Rate vs Supply Voltage



30159558


#### **Non-Inverting Large** Signal Pulse Response



TIME (1 µs/DIV)


30159559

#### **Non-Inverting Large** Signal Pulse Response




TIME  $(1 \mu s/DIV)$ 

30159560




# Inverting Large Signal Pulse Response



TIME  $(1 \mu s/DIV)$ 

30159567


# Inverting Small Signal Pulse Response



TIME  $(1 \mu s/DIV)$ 

30159568

# Inverting Small Signal Pulse Response




TIME  $(1 \mu s/DIV)$ 

30159569

30159571


# Inverting Small Signal Pulse Response




TIME (1 $\mu$ s/DIV)

30159570

### Stability vs Capacitive Load



Stability vs Capacitive Load



30159572

# 


Stability vs

30159573

#### Stability vs Capacitive Load

 $V_{OUT}(v)$ 

-6 -5 -4 -3 -2 -1



30159575

14

## **Application Hints**

### **INPUT COMMON-MODE VOLTAGE RANGE**

Unlike Bi-FET amplifier designs, the SM73306 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion on the output.






FIGURE 1. An Input Voltage Signal Exceeds the SM73306 Power Supply Voltages with No Output Phase Inversion






30159574

#### Stability vs Capacitive Load



30159576

The absolute maximum input voltage is 300 mV beyond either supply rail at room temperature. Voltages greatly exceeding this absolute maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins possibly affecting reliability.



3015950

FIGURE 2. A ±7.5V Input Signal Greatly Exceeds the 5V Supply in *Figure 3* Causing No Phase Inversion Due to R<sub>I</sub>

Applications that exceed this rating must externally limit the maximum input current to  $\pm 5$  mA with an input resistor (R<sub>I</sub>) as shown in *Figure 3*.




FIGURE 3. R<sub>I</sub> Input Current Protection for Voltages Exceeding the Supply Voltages

#### **RAIL-TO-RAIL OUTPUT**

The approximate output resistance of the SM73306 is  $110\Omega$  sourcing and  $80\Omega$  sinking at  $V_s = 5V$ . Using the calculated output resistance, maximum output voltage swing can be esitmated as a function of load.

#### **COMPENSATING FOR INPUT CAPACITANCE**

It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the SM73306.

Although the SM73306 is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors with even small values of input capacitance, due to transducers, photodiodes, and circuit board parasitics, reduce phase margins.

When high input impedances are demanded, guarding of the SM73306 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See *Printed-Circuit-Board Layout for High Impedance Work*).

The effect of input capacitance can be compensated for by adding a capacitor,  $C_f$ , around the feedback resistors (as in *Figure 1*) such that:

$$\frac{1}{2\pi B_1 C_{IN}} \ge \frac{1}{2\pi B_2 C_6}$$

or

$$R_1 C_{IN} \le R_2 C_f$$

Since it is often difficult to know the exact value of  $C_{\rm IN}$ ,  $C_{\rm f}$  can be experimentally adjusted so that the desired pulse response is achieved.




FIGURE 4. Cancelling the Effect of Input Capacitance

### **CAPACITIVE LOAD TOLERANCE**

All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor is normally

included in this integrator stage. The frequency location of the dominant pole is affected by the resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate resistive load in parallel with the capacitive load (see Typical Curves).

Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in *Figure 5*.




FIGURE 5. SM73306 Noninverting Amplifier, Compensated to Handle Capacitive Loads

# PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the SM73306, typically 150 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the SM73306's inputs and the terminals of components connected to the op-amp's inputs, as in *Figure 6*. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of  $10^{12}\Omega$ , which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input.

This would cause a 33 times degradation from the SM73306's actual performance. If a guard ring is used and held within 5 mV of the inputs, then the same resistance of  $10^{12}\Omega$  will only cause 0.05 pA of leakage current. See *Figure 7* for typical connections of guard rings for standard op-amp configurations.






FIGURE 6. Examples of Guard Ring in PC Board Layout



Inverting Amplifier



**Non-Inverting Amplifier** 





FIGURE 7. Typical Connections of Guard Rings

## **Application Circuits**


## DC Summing Amplifier ( $V_{IN} \ge 0V_{DC}$ and $V_O \ge V_{DC}$



30159518

Where:  $V_0 = V_1 + V_2 - V_3 - V_4$  $(V_1 + V_2 \ge (V_3 + V_4) \text{ to keep } V_0 > 0V_{DC}$ 

### High Input Z, DC Differential Amplifier



For


$$\frac{R1}{R2} = \frac{R4}{R3}$$

(CMRR depends on this resistor ratio match)


$$V_{O} = 1 + \frac{R4}{R3}(V_{2} - V_{1})$$

As shown:  $V_0 = 2(V_2 - V_1)$ 

#### **Photo Voltaic-Cell Amplifier**



#### **Instrumentation Amplifier**




If R1 = R5, R3 = R6, and R4 = R7; then

$$\frac{V_{OUT}}{V_{IN}} = \frac{R2 + 2R1}{R2} \times \frac{R4}{R3}$$

 $A_V \approx 100$  for circuit shown ( $R_2 = 9.3$ k).

### Rail-to-Rail Single Supply Low Pass Filter




$$R1 = R2, C1 = C2; f = \frac{1}{2\pi R1C1}; Damping Factor = \frac{1}{2} \sqrt{\frac{C2}{C1}} \sqrt{\frac{R2}{R1}}$$

This low-pass filter circuit can be used as an anti-aliasing filter with the same supply as the A/D converter. Filter designs can

also take advantage of the SM73306 ultra-low input current. The ultra-low input current yields negligible offset error even when large value resistors are used. This in turn allows the use of smaller valued capacitors which take less board space and cost less.


#### Low Voltage Peak Detector with Rail-to-Rail Peak Capture Range



30159523

Dielectric absorption and leakage is minimized by using a polystyrene or polypropylene hold capacitor. The droop rate is primarily determined by the value of  $C_{\rm H}$  and diode leakage current. Select low-leakage current diodes to minimize drooping.

#### **Pressure Sensor**



30159524


 $R_f = Rx$  $R_f >> R1, R2, R3, and R4$ 


17

$$V_{O} = \left(\frac{R2}{R1 + R2} - \frac{R3}{R4 + R3}\right) \frac{R_{f} (R3 + R4)}{R3 R4} V_{REF}$$

In a manifold absolute pressure sensor application, a strain gauge is mounted on the intake manifold in the engine unit. Manifold pressure causes the sensing resistors, R1, R2, R3 and R4 to change. The resistors change in a way such that R2 and R4 increase by the same amount R1 and R3 decrease. This causes a differential voltage between the input of the amplifier. The gain of the amplifier is adjusted by  $R_{\rm f}$ .

## Physical Dimensions inches (millimeters) unless otherwise noted





8-Pin Small Outline Package NS Package Number M08A

### **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com