


# SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES


SCLS181D – DECEMBER 1982 – REVISED DECEMBER 2002

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- Typical  $t_{pd} = 8$  ns
- $\pm 4$ -mA Output Drive at 5 V
- Low Input Current of 1  $\mu$ A Max

SN54HC00 . . . J OR W PACKAGE  
SN74HC00 . . . D, DB, N, NS, OR PW PACKAGE  
(TOP VIEW)



SN54HC00 . . . FK PACKAGE  
(TOP VIEW)



NC – No internal connection

## description/ordering information

The 'HC00 devices contain four independent 2-input NAND gates. They perform the Boolean function  $Y = A \cdot B$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	PDIP – N	Tube	SN74HC00N	SN74HC00N
	SOIC – D	Tube	SN74HC00D	HC00
		Tape and reel	SN74HC00DR	
	SOP – NS	Tape and reel	SN74HC00NSR	HC00
	SSOP – DB	Tape and reel	SN74HC00DBR	HC00
-55°C to 125°C	TSSOP – PW	Tube	SN74HC00PW	HC00
		Tape and reel	SN74HC00PWR	
	CDIP – J	Tube	SNJ54HC00J	SNJ54HC00J
-55°C to 125°C	CFP – W	Tube	SNJ54HC00W	SNJ54HC00W
	LCCC – FK	Tube	SNJ54HC00FK	SNJ54HC00FK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

FUNCTION TABLE  
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS181D – DECEMBER 1982 – REVISED DECEMBER 2002

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	.....	-0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	.....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 1)	.....	$\pm 20$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	.....	$\pm 25$ mA
Continuous current through $V_{CC}$ or GND	.....	$\pm 50$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):		
D package	.....	86°C/W
DB package	.....	96°C/W
N package	.....	80°C/W
NS package	.....	76°C/W
PW package	.....	113°C/W
Storage temperature range, $T_{stg}$	.....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 3)

		SN54HC00			SN74HC00			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	2	5	6	2	5	6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2$ V		1.5	1.5		V	
		$V_{CC} = 4.5$ V		3.15	3.15			
		$V_{CC} = 6$ V		4.2	4.2			
$V_{IL}$	Low-level input voltage	$V_{CC} = 2$ V			0.5	0.5	V	
		$V_{CC} = 4.5$ V			1.35	1.35		
		$V_{CC} = 6$ V			1.8	1.8		
$V_I$	Input voltage	0		$V_{CC}$	0	$V_{CC}$	V	
$V_O$	Output voltage	0		$V_{CC}$	0	$V_{CC}$	V	
$\Delta t/\Delta v$	Input transition rise/fall time	$V_{CC} = 2$ V			1000	1000	ns	
		$V_{CC} = 4.5$ V			500	500		
		$V_{CC} = 6$ V			400	400		
$T_A$	Operating free-air temperature	-55		125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS181D – DECEMBER 1982 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC00		SN74HC00		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 μA	2 V	1.9	1.998		1.9		1.9	V	
			4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
		I <sub>OH</sub> = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		I <sub>OH</sub> = -5.2 mA	6 V	5.48	5.8		5.2		5.34		
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1		0.1	V
			4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
		I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		I <sub>OL</sub> = 5.2 mA	6 V		0.15	0.26		0.4		0.33	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0		6 V		±0.1	±100		±1000		±1000	nA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0		6 V			2		40		20	μA
C <sub>i</sub>			2 V to 6 V		3	10		10		10	pF

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC00		SN74HC00		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	Y	2 V		45	90		135		115	ns
			4.5 V		9	18		27		23	
			6 V		8	15		23		20	
t <sub>t</sub>		Y	2 V		38	75		110		95	ns
			4.5 V		8	15		22		19	
			6 V		6	13		19		16	

**operating characteristics, T<sub>A</sub> = 25°C**


PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per gate	No load	20	pF



# SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS181D – DECEMBER 1982 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION




- NOTES:
- A.  $C_L$  includes probe and test-fixture capacitance.
  - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.
  - C. The outputs are measured one at a time with one input transition per measurement.
  - D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

J (R-GDIP-T\*\*)

CERAMIC DUAL-IN-LINE


14 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package is hermetically sealed with a ceramic lid using glass frit.  
 D. Index point is provided on cap for terminal identification.  
 E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a ceramic lid using glass frit.  
 D. Index point is provided on cap for terminal identification only.  
 E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB

FK (S-CQCC-N\*\*)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).  
 D The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE


8 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MS-012

NS (R-PDSO-G\*\*)   
 14-PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150

PW (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)  
[APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

## SN74HC00, Quad 2-Input Positive-NAND Gates

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN54HC00	SN74HC00
Voltage Nodes (V)	6, 5, 2	6, 5, 2
Vcc range (V)	2.0 to 6.0	2.0 to 6.0
Input Level	CMOS	CMOS
Output Level	CMOS	CMOS
Output Drive (mA)		-4/4
No. of Gates	4	4
Static Current		0.02
t <sub>pd</sub> max (ns)		20

### FEATURES

[▲ Back to Top](#)

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 20-uA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 8 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 uA Max

### DESCRIPTION

[▲ Back to Top](#)

The 'HC00 devices contain four independent 2-input NAND gates. They perform the Boolean function  $Y = (A \cdot B)$  or  $Y = A \downarrow B$  in positive logic.

### TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

### DATASHEET

[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [sn74hc00.pdf](#) (279 KB, Rev.D) (Updated: 12/03/2002)

### APPLICATION NOTES

[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [CMOS Power Consumption and CPD Calculation \(Rev. B\)](#) (SCAA035B - Updated: 06/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [SN54/74HCT CMOS Logic Family Applications and Restrictions](#) (SCLA011 - Updated: 05/01/1996)
- [Selecting the Right Texas Instruments Signal Switch](#) (SZZA030 - Updated: 09/07/2001)

- [TI IBIS File Creation, Validation, and Distribution Processes](#) (SZZA034 - Updated: 08/29/2002)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh \(Rev. A\)](#) (SZZA036A - Updated: 02/27/2003)
- [Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc](#) (SCLA008 - Updated: 04/01/1996)

**MORE LITERATURE**

[▲Back to Top](#)

- [Enhanced Plastic Portfolio Brochure](#) (SGZB004, 387 KB - Updated: 08/19/2002)
- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [Military Brief](#) (SGYN138, 803 KB - Updated: 10/10/2000)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\)](#) (SDYZ001A, 138 KB - Updated: 07/01/1996)
- [Palladium Lead Finish User's Manual](#) (SDYV001, 2041 KB - Updated: 11/01/1996)
- [QML Class V Space Products Military Brief \(Rev. A\)](#) (SGZN001A, 257 KB - Updated: 10/07/2002)

**USER GUIDES**

[▲Back to Top](#)

- [LOGIC Pocket Data Book](#) (SCYD013, 4837 KB - Updated: 12/05/2002)
- [Signal Switch Data Book](#) (SCDD003, 10259 KB - Updated: 03/19/2001)

**SAMPLES**

[▲Back to Top](#)

ORDERABLE DEVICE	PACKAGE INDUSTRY (TI)	PINS	TEMP (°C)	STATUS	PRODUCT CONTENT	SAMPLES
SN74HC00D	<a href="#">SOIC (D)</a>	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74HC00DR	<a href="#">SOIC (D)</a>	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74HC00N	<a href="#">PDIP (N)</a>	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74HC00NSR	<a href="#">SOP (NS)</a>	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>
SN74HC00PWR	<a href="#">TSSOP (PW)</a>	14	-40 TO 85	ACTIVE	<a href="#">View Product Content</a>	<a href="#">Request Samples</a>

**PRICING/AVAILABILITY/PKG**

[▲Back to Top](#)

DEVICE INFORMATION Updated Daily							TI INVENTORY STATUS As Of 09:00 AM GMT, 17 Apr 2003			REPORTED DISTRIBUTOR INVENTORY As Of 09:00 AM GMT, 17 Apr 2003		
ORDERABLE DEVICE	STATUS	PACKAGE TYPE   PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   SUS	STD PACK QTY	IN STOCK	IN PROGRESS QTY   DATE	LEAD TIME	DISTRIBUTOR COMPANY   REGION	IN STOCK	PURCHASE
SN74HC00ADBLE	OBSOLETE	<a href="#">SSOP (DB)</a>   14	-40 TO 85	<a href="#">View Contents</a>	1KU		0*		Call**	None Reported <a href="#">View Distributors</a>		
SN74HC00D	ACTIVE	<a href="#">SOIC (D)</a>   14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.11	50	0*	1953   30 Apr	4 WKS	<a href="#">Avnet</a>   Americas	> 1k	<a href="#">BUY NOW</a>
								> 10k   12 May		<a href="#">Arrow</a>   Americas	> 1k	<a href="#">BUY NOW</a>
										<a href="#">EBV Electronik</a>   Europe	> 1k	<a href="#">BUY NOW</a>
										<a href="#">DigiKey</a>   Americas	> 1k	<a href="#">BUY NOW</a>
										<a href="#">Newark Electronics</a>   Americas	> 1k	<a href="#">BUY NOW</a>

SN74HC00DR	ACTIVE	<a href="#">SOIC (D)</a>	14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.11	2500	0*	> 10k   28 Apr	2 WKS	<a href="#">Avnet</a>   Americas	> 1k	<a href="#">BUY NOW</a>
											<a href="#">Arrow</a>   Americas	> 1k	<a href="#">BUY NOW</a>
											<a href="#">EBV Elektronik</a>   Europe	> 1k	<a href="#">BUY NOW</a>
											<a href="#">Abacus Polar</a>   Europe	> 1k	<a href="#">BUY NOW</a>
											<a href="#">DigiKey</a>   Americas	> 1k	<a href="#">BUY NOW</a>
											<a href="#">Avnet-SILICA</a>   Europe	> 1k	<a href="#">BUY NOW</a>
SN74HC00N	ACTIVE	<a href="#">PDIP (N)</a>	14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.11	25	0*	3   21 Apr	7 WKS	<a href="#">Avnet-SILICA</a>   Europe	> 1k	<a href="#">BUY NOW</a>
									1100   28 Apr		<a href="#">Avnet</a>   Americas	> 1k	<a href="#">BUY NOW</a>
									500   29 Apr		<a href="#">Arrow</a>   Americas	> 1k	<a href="#">BUY NOW</a>
									1000   22 May		<a href="#">EBV Elektronik</a>   Europe	> 1k	<a href="#">BUY NOW</a>
									8100   27 May		<a href="#">DigiKey</a>   Americas	> 1k	<a href="#">BUY NOW</a>
SN74HC00N3	OBSOLETE	<a href="#">PDIP (N)</a>	14	-40 TO 85	<a href="#">View Contents</a>	1KU		0*			<a href="#">Newark Electronics</a>   Americas	> 1k	<a href="#">BUY NOW</a>
SN74HC00NS	ACTIVE	<a href="#">SOP (NS)</a>	14		<a href="#">View Contents</a>	1KU		0*			None Reported <a href="#">View Distributors</a>		
SN74HC00NSLE	OBSOLETE	<a href="#">SOP (NS)</a>	14	-40 TO 85	<a href="#">View Contents</a>	1KU		0*			None Reported <a href="#">View Distributors</a>		
SN74HC00NSR	ACTIVE	<a href="#">SOP (NS)</a>	14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.55	2000	0*	> 10k   28 Apr	2 WKS	None Reported <a href="#">View Distributors</a>		
SN74HC00PW	ACTIVE	<a href="#">TSSOP (PW)</a>	14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.18	90	0*	450   16 Apr	4 WKS	<a href="#">DigiKey</a>   Americas	> 1k	<a href="#">BUY NOW</a>
									> 10k   08 May		<a href="#">Arrow</a>   Americas	356	<a href="#">BUY NOW</a>
SN74HC00PWLE	OBSOLETE	<a href="#">TSSOP (PW)</a>	14	-40 TO 85	<a href="#">View Contents</a>	1KU		0*			None Reported <a href="#">View Distributors</a>		
SN74HC00PWR	ACTIVE	<a href="#">TSSOP (PW)</a>	14	-40 TO 85	<a href="#">View Contents</a>	1KU   0.11	2000	0*	2400   25 Apr	2 WKS	<a href="#">Arrow</a>   Americas	> 1k	<a href="#">BUY NOW</a>
									> 10k   28 Apr		<a href="#">Avnet</a>   Americas	> 1k	<a href="#">BUY NOW</a>
											<a href="#">DigiKey</a>   Americas	316	<a href="#">BUY NOW</a>

Table Data Updated on: 4/17/2003



