SCLS392A - APRIL 1998 - REVISED OCTOBER 1998


- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

#### description


The 'LV86A devices are quadruple 2-input exclusive-OR gates designed for 2-V to 5.5-V  $V_{\rm CC}$  operation.

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean function  $Y = A \oplus B$  or  $Y = \overline{AB} + A\overline{B}$  in positive logic.

SN54LV86A . . . J OR W PACKAGE SN74LV86A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN54LV86A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

The SN54LV86A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV86A is characterized for operation from –40°C to 85°C.

## FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
A	В	Υ
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




### logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

#### exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.



These are five equivalent exclusive-OR symbols valid for an 'LV86A gate in positive logic; negation can be shown at any two ports.



SCLS392A - APRIL 1998 - REVISED OCTOBER 1998

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)		. –0.5 V to $V_{CC}$ + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		–20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	·	±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3):	: D package	127°C/W
	DB package	158°C/W
	DGV package	182°C/W
	NS package	127°C/W
	PW package	170°C/W
Storage temperature range, T <sub>sto</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

			SN54L	SN54LV86A		V86A	UNIT	
			MIN MAX		MIN MAX		ן ייייט	
VCC	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
V	High level input valtege	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> × 0.7		V <sub>CC</sub> ×0.7		V	
$V_{IH}$	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V <sub>CC</sub> × 0.7		V <sub>CC</sub> ×0.7		]	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> × 0.7		V <sub>CC</sub> ×0.7			
		V <sub>CC</sub> = 2 V		0.5		0.5		
V	Low lovel input veltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V	CC×0.3	٧	CC×0.3	] <sub>v</sub>	
$V_{IL}$	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V	CC × 0.3	V <sub>CC</sub> ×0.3		]	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V	CÇ × 0.3	V <sub>CC</sub> ×0.3			
٧ <sub>I</sub>	Input voltage		0	5.5	0	5.5	V	
٧o	Output voltage		0 🔏	VCC	0	VCC	V	
		V <sub>CC</sub> = 2 V	32	<del></del> 50		<b>–</b> 50	μΑ	
lou	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		-2		
ЮН	nigri-ievei output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	4.7	-6		-6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12		
		V <sub>CC</sub> = 2 V		50		50	μΑ	
loi	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2		
lOL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6		6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		12		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	200	0	200		
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	0	100	0	100	ns/V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0	20	0	20		
TA	Operating free-air temperature		-55	125	<b>-4</b> 0	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCLS392A - APRIL 1998 - REVISED OCTOBER 1998

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		SN54LV86A	SN74LV86A	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN TYP MAX	MIN TYP MAX	UNII
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1	V <sub>CC</sub> -0.1	
Vari	I <sub>OH</sub> = -2 mA	2.3 V	2	2	v
Voн	I <sub>OH</sub> = -6 mA	3 V	2.48	2.48	
	I <sub>OH</sub> = -12 mA	4.5 V	3.8	3.8	
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V	0.1	0.1	
V <sub>2</sub> .	I <sub>OL</sub> = 2 mA	2.3 V		0.4	v
V <sub>OL</sub>	I <sub>OL</sub> = 6 mA	3 V	0.44	0.44	\ \ \ \ \ \
	I <sub>OL</sub> = 12 mA	4.5 V	0.55	0.55	
IJ	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V	±1	±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ
loff	$V_{I}$ or $V_{O} = 0$ to 5.5 V	0 V	5	5	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	1.4	1.4	pF

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54LV86A	SN74L	V86A	UNIT
PARAMETER	(INPUT)	INPUT) (OUTPUT) CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	ONIT	
<sup>t</sup> pd*	A or B	Υ	C <sub>L</sub> = 15 pF		7.9	17.6	1 21	1	21	ns
t <sub>pd</sub>	A or B	Υ	C <sub>L</sub> = 50 pF		10.5	22.6	1 26.5	1	26.5	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	<b>գ = 25°</b> C	;	SN54LV86A	SN74L	V86A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
<sup>t</sup> pd <sup>*</sup>	A or B	Υ	C <sub>L</sub> = 15 pF		5.5	11	1/ 💉 13	1	13	ns
<sup>t</sup> pd	A or B	Υ	C <sub>L</sub> = 50 pF		7.4	14.5	1 16.5	1	16.5	ns

 $<sup>^{\</sup>star}$  On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	то	TO LOAD		4 = 25°C	;	SN54LV86A	SN74L	V86A	UNIT
		(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN MAX	MIN	MAX	UNIT
<sup>t</sup> pd*	A or B	Υ	C <sub>L</sub> = 15 pF		3.7	6.8	1 8	1	8	ns
<sup>t</sup> pd	A or B	Y	C <sub>L</sub> = 50 pF		5.3	8.8	1 10	1	10	ns

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



### SN54LV86A, SN74LV86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCLS392A - APRIL 1998 - REVISED OCTOBER 1998

### noise characteristics, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 5)


	PARAMETER				UNIT
	FARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.2	0.8	٧
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.1	-0.8	٧
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.1		٧
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			٧
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	٧

NOTE 5: Characteristics are for surface-mount packages only.

### operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CO	Vcc	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	$C_1 = 50 pF$	f = 10 MHz	3.3 V	8.4	ьE
		C <sub>L</sub> = 50 pF,		5 V	8.8	p⊦

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{r} \leq$  3 ns,  $t_{f} \leq$  3 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated