

# FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR

ICS844031I-01

#### GENERAL DESCRIPTION



The ICS844031I-01 is an Ethernet Clock Generator and a member of the HiPerClocks<sup>™</sup> family of high performance devices from IDT. The ICS844031I-01 uses an 18pF parallel resonant crystal over the range of 19.6MHz - 27.2MHz. For Ethernet applications,

a 25MHz crystal is used to generate 312.5MHz. The ICS844031I-01 has excellent <1ps phase jitter performance, over the 1.875MHz - 20MHz integration range. The ICS844031I-01 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


#### **FEATURES**

- · One differential LVDS output
- Crystal oscillator interface, 18pF parallel resonant crystal (19.6MHz - 27.2MHz)
- Output frequency range: 245MHz 340MHz
- VCO range: 490MHz 680MHz
- RMS phase jitter @ 312.5MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.53ps (typical), @ 3.3V
- 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

#### COMMON CONFIGURATION TABLE

	Inputs			Output Frequency
Crystal Frequency (MHz)	М	N	Multiplication Value M/N	(MHz)
25	25	2	12.5	312.5

# **BLOCK DIAGRAM**



1

# PIN ASSIGNMENT

VDDA 🗌	1	8	□VDD
GND □	2	7	□Q
XTAL_OUT	3	6	□nQ
XTAL_IN 🗆	4	5	OE

#### ICS844031I-01

8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
2	GND	Power		Power supply ground.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	OE	Input	Pullup	Output enable pin. When HIGH, Q/nQ output is active. When LOW, the Q/nQ output is in a high impedance state. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock outputs. LVDS interface levels.
8	$V_{_{\mathrm{DD}}}$	Power		Core supply pin.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_i$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs, I<sub>o</sub> (LVDS)

Continuous Current 10mA Surge Current 15mA

Package Thermal Impedance,  $\theta_{JA}$  129.5°C/W (0 mps)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> - 0.10	3.3	V <sub>DD</sub>	V
I <sub>DD</sub>	Power Supply Current				75	mA
I <sub>DDA</sub>	Analog Supply Current				10	mA

Table 3B. Power Supply DC Characteristics,  $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		2.375	2.5	2.625	V
$V_{DDA}$	Analog Supply Voltage		$V_{DD} - 0.10$	2.5	$V_{_{ m DD}}$	V
I <sub>DD</sub>	Power Supply Current				70	mA
I <sub>DDA</sub>	Analog Supply Current				10	mA

Table 3C. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	/ <sub>IH</sub> Input High Voltage		$V_{DD} = 3.3V$	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>			$V_{DD} = 2.5V$	1.7		$V_{DD} + 0.3$	V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	land the second		$V_{DD} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage		$V_{DD} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	OE	$V_{DD} = V_{IN} = 3.465 V \text{ or } 2.625 V$			5	μΑ
I	Input Low Current	OE	$V_{DD} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-150			μΑ

Table 3D. LVDS DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		275		425	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>os</sub>	Offset Voltage		1.15	1.33	1.45	V
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change				50	mV

NOTE: Please refer to Parameter Measurement Information for output information.

Table 3E. LVDS DC Characteristics,  $V_{DD} = 2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>od</sub>	Differential Output Voltage		215		430	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>os</sub>	Offset Voltage		1.05	1.26	1.45	V
$\Delta V_{os}$	V <sub>os</sub> Magnitude Change				50	mV

NOTE: Please refer to Parameter Measurement Information for output information.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		19.6		27.2	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

Table 5A. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ , Ta = -40°C to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency		245		340	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter ( Random); NOTE 1	312.5MHz @ Integration Range: 1.875MHz - 20MHz		0.53		ps
$t_R/t_F$	Output Rise/Fall Time	20% to 80%	200		400	ps
odc	Output Duty Cycle		48		52	%


NOTE 1: Please refer to the Phase Noise Plots following this section.


**Table 5B. AC Characteristics,**  $V_{DD} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency		245		340	MHz
<i>t</i> jit(Ø)	RMS Phase Jitter ( Random); NOTE 1	312.5MHz @ Integration Range: 1.875MHz - 20MHz		0.68		ps
$t_R/t_F$	Output Rise/Fall Time	20% to 80%	200		400	ps
odc	Output Duty Cycle		48		52	%


NOTE 1: Please refer to the Phase Noise Plots following this section.

Typical Phase Noise at 312.5MHz @ 3.3V






# PARAMETER MEASUREMENT INFORMATION




# $Z = 50\Omega$ $V_{DD}$ $V_{DDA}$ $V_{DD$

#### LVDS 3.3V OUTPUT LOAD AC TEST CIRCUIT


LVDS 2.5V OUTPUT LOAD AC TEST CIRCUIT






#### RMS PHASE JITTER


OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





#### **OUTPUT RISE/FALL TIME**

OFFSET VOLTAGE SETUP



## **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS844031I-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $\rm V_{DD}$  and  $\rm V_{DDA}$  should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic  $\rm V_{DD}$  pin and also shows that  $\rm V_{DDA}$  requires that an additional10 $\Omega$  resistor along with a 10µF bypass capacitor be connected to the  $\rm V_{DDA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS844031I-01 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE

#### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

#### 3.3V, 2.5V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 4 In a 100 $\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of 100 $\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.





FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

#### **APPLICATION SCHEMATIC**

Figure 5A provides a schematic example of ICS844031I-01. In this example, an 18 pF parallel resonant crystal is used. The C1 = 22pF and C2 = 22pF are recommended for frequency. The C1 and C2 values may be slightly adjusted for optimizing

frequency accuracy. At least one decoupling capacitor near the power pin is required. Suggested value range is from  $0.01\mu F$  to  $0.1\mu F$ . Other filter type can be added depending on the system power supply noise type.



#### PC BOARD LAYOUT EXAMPLE

Figure 5B shows an example of ICS844031I-01 P.C. board layout. The crystal X1 footprint shown in this example allows installation of either surface mount HC49S or through-hole HC49 package. The footprints of other components in this example are listed in

C5 R2 W1 C3 C4

FIGURE 5B. ICS844031I-01 PC BOARD LAYOUT EXAMPLE

the *Table 6.* There should be at least one decoupling capacitor per power pin. The decoupling capacitors should be located as close as possible to the power pins. The layout assumes that the board has clean analog power ground plane.

TABLE 6. FOOTPRINT TABLE

Reference	Size
C1, C2	0402
C3	0805
C4, C5	0603
R2	0603

NOTE: Table 6, lists component sizes shown in this layout example.

### POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS844031I-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS844031I-01 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{pp} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

• Power (core)<sub>MAX</sub> =  $V_{DD,MAX}$  \* ( $I_{DD,MAX}$  +  $I_{DD,MAX}$ ) = 3.465V \* (75mA + 10mA) = **294.5mW** 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{La}$  \* Pd\_total + T<sub>a</sub>

Tj = Junction Temperature

 $\theta_{\text{\tiny LA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 129.5°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.294\text{W} * 129.5^{\circ}\text{C/W} = 123.1^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 7. Thermal Resistance $\theta_{_{JA}}$ for 8-Lead TSSOP, Forced Convection

#### θ, by Velocity (Meters per Second)

Multi-Layer PCB, JEDEC Standard Test Boards 129.5°C/W 125.5°C/W 123.5°C/W

2.5

# RELIABILITY INFORMATION

Table 8.  $\theta_{_{\rm JA}}{\rm vs.}$  Air Flow Table for 8 Lead TSSOP

# $\theta_{M}$ by Velocity (Meters per Second)

**0 1 2.5** 129.5°C/W 125.5°C/W 123.5°C/W

Multi-Layer PCB, JEDEC Standard Test Boards 129.5°C/W 125.5°C/W

#### **TRANSISTOR COUNT**

The transistor count for ICS844031I-01 is: 2519

#### PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

CVMPOL	Millimeters			
SYMBOL	Minimum	Maximum		
N	8			
A		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	2.90	3.10		
E	6.40 BASIC			
E1	4.30	4.50		
е	0.65 BASIC			
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
844031BGI-01	1BI01	8 lead TSSOP	tube	-40°C to 85°C
844031BGI-01T	1BI01	8 lead TSSOP	2500 tape & reel	-40°C to 85°C
844031BGI-01LF	BI01L	8 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
844031BGI-01LFT	BI01L	8 lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

#### **For Sales**

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

#### For Tech Support

netcom@idt.com +480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)

