

KM68V4000L/L-L

CMOS SRAM

524,288 WORD × 8 Bit CMOS Static RAM (Low Voltage Operation)

FEATURES

- **Fast Access Time: 70, 85, 100, 120ns (Max.)**
- **Low Power Dissipation**
 - Standby (CMOS) : 3 μ W (Typ.) L Version
 - 1.5 μ (Typ.) L-L Version
 - Operating : 27.5mW/MHz (Max.)
- **Single 2.7 ~ 3.6V Power Supply**
- **TTL compatible inputs and outputs**
- **Three State Output**
- **Battery Back-up Operation**
 - 2V (min.) Data Retention
- **Standard Pin Configuration**
 - KM68V4000LP : 32 pin-DIP (600mil)
 - KM68V4000LG : 32 pin-SOP (525mil)
 - KM68V4000LT : 32 pin-TSOP (400mil), Standard
 - KM68V4000LR : 32 pin-TSOP (400mil), Reverse

GENERAL DESCRIPTION

The KM684000L/L is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits.

The device is fabricated using Samsung's advanced CMOS process.


The KM684000L/L-L has an output enable input for precise control of the data outputs.

It also has a chip enable inputs for the minimum current power down mode.


The KM684000L/L has been designed for high speed and low power application.

It is particularly well suited for battery back-up nonvolatile memory application.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS (Top View)



Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
WE	Write Enable Input
\overline{CS}	Chip Select Input
\overline{OE}	Output Enable Input
I/O ₁ -I/O ₈	Data Inputs/Outputs
V _{CC}	Power (+ 3V)
V _{SS}	Ground

KM68V4000L/L-L

PRELIMINARY
CMOS SRAM

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V_{SS}	V_{IN}, V_{OUT}	-0.5 to $V_{CC} + 0.5$	V
Voltage on V_{CC} Supply Relative to V_{SS}	V_{CC}	-0.5 to 4.6	V
Power Dissipation	P_D	0.7	W
Storage Temperature	T_{STG}	-55 to 150	°C
Operating Temperature	T_A	0 to 70	°C

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2

RECOMMENDED DC OPERATING CONDITIONS ($T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	2.7	3.0	3.6	V
Ground	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	2.2		$V_{CC} + 0.3$	V
Input Low Voltage	V_{IL}	-0.3*		0.8	V

* $V_{IL}(\text{min.}) = -3.0\text{V}$ for $\leq 5\text{ns}$ pulse

DC AND OPERATING CHARACTERISTICS ($T_A = 0$ to 70°C , $V_{CC} = 2.7 \sim 3.6\text{V}$, unless otherwise specified)

Item	Symbol	Test Condition	Min	Typ*	Max	Unit
Input Leakage Current	I_{IL}	$V_{IN} = V_{SS}$ to V_{CC}	-1	—	+1	μA
Output Leakage Current	I_{LO}	$\overline{CS} = V_{IH}$ or $\overline{WE} = V_{IL}$, $\overline{OE} = V_{IH}$ $V_{IO} = V_{SS}$ to V_{DD}	-1	—	+1	μA
Operating Power Supply Current	I_{CC}	$\overline{CS} = V_{IL}$, $V_{IN} = V_{IL}$ or V_{IH} , $I_{IO} = 0\text{mA}$	—	—	5	mA
Average Operating Current	I_{CC1}	Cycle Time = $1\mu\text{s}$, 100% Duty $\overline{CS} \leq 0.2\text{V}$, $V_{IH} \geq V_{CC} - 0.2\text{V}$ $V_{IL} \leq 0.2\text{V}$, $I_{IO} = 0\text{mA}$	—	—	5	mA
	I_{CC2}	Min Cycle, 100% Duty, $\overline{CS} = V_{IL}$ $V_{IN} = V_{IL}$ or V_{IH} , $I_{IO} = 0\text{mA}$	—	—	40	mA
Standby Power Supply Current	I_{SB}	$\overline{CS} = V_{IH}$	—	—	0.3	mA
	I_{SB1}	$\overline{CS} > V_{CC} - 0.2\text{V}$ $V_{IN} \geq V_{CC} - 0.2$ or $V_{IN} \leq 0.2\text{V}$	L	1.0	50	μA
			L-L	0.5	10	μA
Output Low Voltage	V_{OL}	$V_{OL} = 2.1\text{mA}$	—	—	0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -1\text{mA}$	2.2	—	—	V


* Typ.: $V_{CC} = 3\text{V}$, $T_A = 25^\circ\text{C}$

KM68V4000L/L-L**PRELIMINARY
CMOS SRAM****WRITE CYCLE**

Parameter	Symbol	KM68V4000L-7 KM68V4000L-7L		KM68V4000L-8 KM68V4000L-8L		KM68V4000L-10 KM68V4000L-10L		KM68V4000L-12 KM68V4000L-12L		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{WC}	70		85		100		120		ns
Chip Select to End of Write	t_{CW}	60		70		80		100		ns
Address Set-up Time	t_{AS}	0		0		0		0		ns
Address Valid to End of Write	t_{AW}	60		70		80		100		ns
Write Pulse Width	t_{WP}	55		65		75		90		ns
Write Recovery Time	t_{WR}	0		0		0		0		ns
Write to Output High-Z	t_{WHZ}	0	25	0	30	0	35	0	40	ns
Data to Write Time Overlap	t_{DW}	30		35		40		50		ns
Data Hold from Write Time	t_{DH}	0		0		0		0		ns
End of Write to Output Low-Z	t_{OW}	5		5		5		5		ns

TIMING DIAGRAMS**TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)**

($\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



KM68V4000L/L-L

PRELIMINARY
CMOS SRAM


CAPACITANCE (f = 1MHz, T_A = 25°C)

Item	Symbol	Test Conditions	Min	Max	Unit
Input Capacitance	C _{IN}	V _{IN} = 0V	—	8	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} = 0V	—	10	pF

Note: Capacitance is sampled and not 100% tested.

TEST CONDITIONS


Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V
Output Loads	C _L = 100*pF + 1 TTL




* Including Scope and Jig Capacitance

READ CYCLE


Parameter	Symbol	KM68V4000L-7 KM68V4000L-7L		KM68V4000L-8 KM68V4000L-8L		KM68V4000L-10 KM68V4000L-10L		KM68V4000L-12 KM68V4000L-12L		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	70		85				120		ns
Address Access Time	t _{AA}		70		85		100		120	ns
Chip Select to Output	t _{CO}		70		85		100		120	ns
Output Enable to Valid Output	t _{OE}		35		45		50		60	ns
Chip Enable to Low-Z Output	t _{LZ}	10		10		10		10		ns
Output Enable to Low-Z Output	t _{OLZ}	5		5		5		5		ns
Chip Disable to High-Z Output	t _{HZ}	0	25	0	30	0	30	0	40	ns
Output Disable to High-Z Output	t _{OHZ}	0	25	0	30	0	30	0	40	ns
Output Hold from Address Change	t _{OH}	10		10		15		15		ns

KM68V4000L/L-L**PRELIMINARY
CMOS SRAM****TIMING WAVEFORM OF READ CYCLE (2) ($\overline{WE} = V_{IH}$)****Notes (READ CYCLE)**

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
2. At any given temperature and voltage condition, t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.

TIMING WAVEFORM OF WRITE CYCLE (1) ($\overline{OE} = \text{Clock}$)

KM68V4000L/L-L

PRELIMINARY
CMOS SRAMTIMING WAVEFORM OF WRITE CYCLE (2) (\overline{OE} = Low Fixed)

Notes (WRITE CYCLE)

1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going low and \overline{WE} going low. A write ends at the earliest transition among \overline{CS} going high and \overline{WE} going high. t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the later of \overline{CS} going low to end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} , or \overline{WE} going high.
5. During this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If \overline{CS} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain high impedance state.
7. D_{OUT} is the same phase of latest written data in this write cycle.
8. D_{OUT} is the read data of the new address.


FUNCTIONAL DESCRIPTION

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	V_{CC} Current
H	X*	X	Power Down	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

* Note: X means Don't Care.

KM68V4000L/L-L**PRELIMINARY
CMOS SRAM****DATA RETENTION CHARACTERISTICS** ($T_A = 0$ to 70°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V_{CC} for Data Retention	V_{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	2.0		3.6	V
Data Retention Current	I_{DR}	$V_{CC} = 3V$ $\overline{CS} \geq V_{CC} - 0.2V$	—	—	50*	μA
		L-L			10**	μA
Data Retention Set-up Time	t_{SDR}	See Data Retention Waveforms (below)	0			ns
Recovery Time	t_{RDR}		5			ms

* $20\mu A$ (Max.) at $0^\circ\text{C} \sim 40^\circ\text{C}$ ** $3\mu A$ (Max.) at $0^\circ\text{C} \sim 40^\circ\text{C}$ **DATA RETENTION WAVEFORM**


KM68V4000L/L-L

PRELIMINARY CMOS SRAM


PACKAGE DIMENSIONS


32 PIN PLASTIC DUAL IN LINE PACKAGE (600 mil)

Unit: Inches (millimeters)



32 PIN PLASTIC SMALL OUT LINE PACKAGE (525 mil)



KM68V4000L/L-L**PRELIMINARY
CMOS SRAM****PACKAGE DIMENSIONS****32 PIN PLASTIC THIN SMALL OUT LINE PACKAGE (STANDARD TYPE)****32 PIN PLASTIC THIN SMALL OUT LINE PACKAGE (REVERSE TYPE)**