

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT132

Quad 2-input NAND Schmitt trigger

Product specification
File under Integrated Circuits, IC06

September 1993

Quad 2-input NAND Schmitt trigger

74HC/HCT132

FEATURES

- Output capability: standard
- I_{CC} category: SSI

GENERAL DESCRIPTION

The 74HC/HCT132 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

The gate switches at different points for positive and negative-going signals. The difference between the positive voltage V_{T+} and the negative voltage V_{T-} is defined as the hysteresis voltage V_H .

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25\text{ }^{\circ}\text{C}$; $t_r = t_f = 6\text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}/t_{PLH}	propagation delay nA, nB to nY	$C_L = 15\text{ pF}$; $V_{CC} = 5\text{ V}$	11	17	ns
C_I	input capacitance		3.5	3.5	pF
C_{PD}	power dissipation capacitance per gate	notes 1 and 2	24	20	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz

f_o = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = \text{GND to } V_{CC}$

For HCT the condition is $V_I = \text{GND to } V_{CC} - 1.5\text{ V}$

ORDERING INFORMATION






See *"74HC/HCT/HCU/HCMOS Logic Package Information"*.

Quad 2-input NAND Schmitt trigger

74HC/HCT132

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	V _{CC}	positive supply voltage



FUNCTION TABLE

INPUTS		OUTPUT
nA	nB	nY
L	L	H
L	H	H
H	L	H
H	H	L

Notes

- H = HIGH voltage level
L = LOW voltage level

APPLICATIONS

- Wave and pulse shapers
- Astable multivibrators
- Monostable multivibrators

Quad 2-input NAND Schmitt trigger

74HC/HCT132

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "*74HC/HCT/HCU/HCMOS Logic Family Specifications*". Transfer characteristics are given below.

Output capability: standard

I_{CC} category: SSI

Transfer characteristics for 74HC

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T _{amb} (°C)								UNIT	TEST CONDITIONS	
		74HC									V _{CC} (V)	WAVEFORMS
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
V _{T+}	positive-going threshold	0.7	1.18	1.5	0.7	1.5	0.7	1.5	V	2.0	Figs 6 and 7	
		1.7	2.38	3.15	1.7	3.15	1.7	3.15		4.5		
		2.1	3.14	4.2	2.1	4.2	2.1	4.2		6.0		
V _{T-}	negative-going threshold	0.3	0.63	1.0	0.3	1.0	0.3	1.0	V	2.0	Figs 6 and 7	
		0.9	1.67	2.2	0.9	2.2	0.9	2.2		4.5		
		1.2	2.26	3.0	1.2	3.0	1.2	3.0		6.0		
V _H	hysteresis (V _{T+} - V _{T-})	0.2	0.55	1.0	0.2	1.0	0.2	1.0	V	2.0	Figs 6 and 7	
		0.4	0.71	1.4	0.4	1.4	0.4	1.4		4.5		
		0.6	0.88	1.6	0.6	1.6	0.6	1.6		6.0		

AC CHARACTERISTICS FOR 74HC

GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF

SYMBOL	PARAMETER	T _{amb} (°C)								UNIT	TEST CONDITIONS	
		74HC									V _{CC} (V)	WAVEFORMS
		+25			-40 TO +85		-40 TO +125					
		min.	typ.	max.	min.	max.	min.	max.				
t _{PHL} / t _{PLH}	propagation delay nA, nB to nY		36	125		155		190	ns	2.0	Fig.13	
			13	25		31		38		4.5		
			10	21		26		32		6.0		
t _{THL} / t _{TLH}	output transition time		19	75		95		110	ns	2.0	Fig.13	
			7	15		19		22		4.5		
			6	13		16		19		6.0		

Quad 2-input NAND Schmitt trigger

74HC/HCT132

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*. Transfer characteristics are given below.

Output capability: standard

I_{CC} category: SSI

Notes to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nA, nB	0.3

Transfer characteristics for 74HCT

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T_{amb} (°C)								UNIT	TEST CONDITIONS	
		74HCT									V_{CC} (V)	WAVEFORMS
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
V_{T+}	positive-going threshold	1.2	1.41	1.9	1.2	1.9	1.2	1.9	V	4.5	Figs 6 and 7	
		1.4	1.59	2.1	1.4	2.1	1.4	2.1		5.5		
V_{T-}	negative-going threshold	0.5	0.85	1.2	0.5	1.2	0.5	1.2	V	4.5	Figs 6 and 7	
		0.6	0.99	1.4	0.6	1.4	0.6	1.4		5.5		
V_H	hysteresis ($V_{T+} - V_{T-}$)	0.4	0.56	–	0.4	–	0.4	–	V	4.5	Figs 6 and 7	
		0.4	0.60	–	0.4	–	0.4	–		5.5		

AC CHARACTERISTICS FOR 74HCT







GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)								UNIT	TEST CONDITIONS	
		74HCT									V_{CC} (V)	WAVEFORMS
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t_{PHL}/t_{PLH}	propagation delay nA, nB to nY		20	33		41		50	ns	4.5	Fig.13	
t_{THL}/t_{TLH}	output transition time		7	15		19		22	ns	4.5	Fig.13	

Quad 2-input NAND Schmitt trigger

74HC/HCT132

TRANSFER CHARACTERISTIC WAVEFORMS



Quad 2-input NAND Schmitt trigger

74HC/HCT132





Fig.12 Typical HCT transfer characteristics; $V_{CC} = 5.5 V$.

AC WAVEFORMS



(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
 HCT: $V_M = 1.3 V$; $V_I = \text{GND to } 3 V$.

Fig.13 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.

Quad 2-input NAND Schmitt trigger

74HC/HCT132

Application information



The slow input rise and fall times cause additional power dissipation, this can be calculated using the following formula:

$$P_{ad} = f_i \times (t_r \times I_{CCa} + t_f \times I_{CCa}) \times V_{CC}$$


Where:

- P_{ad} = additional power dissipation (μW)
- f_i = input frequency (MHz)
- t_r = input rise time (ns); 10% – 90%
- t_f = input fall time (ns); 10% – 90%
- I_{CCa} = average additional supply current (μA)

Average I_{CCa} differs with positive or negative input transitions, as shown in Figs 14 and 15.



HC/HCT132 used in a relaxation oscillator circuit, see Fig.16.



Note to Application information

All values given are typical unless otherwise specified.

PACKAGE OUTLINES

See *"74HC/HCT/HCU/HCMOS Logic Package Outlines"*.

Philips Semiconductors Home

Product Information

74HC/HCT132; Quad 2-input NAND Schmitt trigger

Information as of 2003-04-22

My.Semiconductors.COM.
Your personal service from
Philips Semiconductors.
Please register now !

Use right mouse button to
download datasheet

Download datasheet

Stay informed

[Products](#)

General description	Features	Applications	Datasheet
Block diagram	Buy online	Support & tools	Email/translate
Products & packages	Parametrics	Similar products	

[MultiMarket](#)

[Semiconductors](#)

[Product Selector](#)

[Catalog by](#)

[Function](#)

[Catalog by](#)

[System](#)

[Cross-reference](#)

[Packages](#)

[End of Life](#)

[information](#)

[Distributors Go](#)

[Here!](#)

[Models](#)

[SoC solutions](#)

General description

The 74HC/HCT132 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL).

They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

The gate switches at different points for positive and negative-going signals. The difference between the positive Voltage VT+ and the negative Voltage VT- is defined as the hysteresis Voltage VH.

Features

- Output capability: standard
- ICC category: SSI



Datasheet

Type number	Title	Publication release date	Datasheet status	Page count	File size (kB)	Datasheet
74HC/HCT132	Quad 2-input NAND Schmitt trigger	9/1/1993	Product specification	8	69	Download

Additional datasheet info

To complete the device datasheet with package and family information, also download the following PDF files. The "Logic Package Information" document is required to determine in which package(s) this device is available.

Document	Description
1 HCT_FAMILY_SPECIFICATIONS	HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications

2  HCT_PACKAGE_INFO	HC/T Package Info, The IC06 74HC/HCT/HCMOS Logic Package Information
3  HCT_PACKAGE_OUTLINES	HC/T Package Outlines, The IC06 74HC/HCT/HCMOS Logic Package Outlines

□ Parametrics


Type number	Package	Description	Propagation Delay(ns)	Voltage	No. of Pins	Power Dissipation Considerations	Logic Switching Levels	Output Drive Capability
74HC132D	SOT108-1 (SO14)	Quad 2-Input NAND Schmitt-Trigger	15	5 Volts +	14	Low Power or Battery Applications	CMOS	Low
74HC132DB	SOT337-1 (SSOP14)	Quad 2-Input NAND Schmitt-Trigger	15	5 Volts +	14	Low Power or Battery Applications	CMOS	Low
74HC132N	SOT27-1 (DIP14)	Quad 2-Input NAND Schmitt-Trigger	15	5 Volts +	14	Low Power or Battery Applications	CMOS	Low
74HC132PW	SOT402-1 (TSSOP14)	Quad 2-Input NAND Schmitt-Trigger	15	5 Volts +	14	Low Power or Battery Applications	CMOS	Low
74HCT132D	SOT108-1 (SO14)	Quad 2-Input NAND Schmitt-Trigger; TTL Enabled	15	5 Volts +	14	Low Power or Battery Applications	TTL	Low
74HCT132DB	SOT337-1 (SSOP14)	Quad 2-Input NAND Schmitt-Trigger; TTL Enabled	15	5 Volts +	14	Low Power or Battery Applications	TTL	Low
74HCT132N	SOT27-1 (DIP14)	Quad 2-Input NAND Schmitt-Trigger; TTL Enabled	15	5 Volts +	14	Low Power or Battery Applications	TTL	Low
74HCT132PW	SOT402-1 (TSSOP14)	Quad 2-Input NAND Schmitt-Trigger; TTL Enabled	15	5 Volts +	14	Low Power or Battery Applications	TTL	Low

□ Products, packages, availability and ordering

<u>Type number</u>	<u>North American type number</u>	<u>Ordering code (12NC)</u>	<u>Marking/Packing info</u>  Discretes packing info	<u>Package</u>	<u>Device status</u>	<u>Buy online</u>
74HC132D	74HC132D	9337 141 30652	Standard Marking * Bulk Pack, CECC	SOT108-1 (SO14)	Full production	order this <input type="checkbox"/>
	74HC132D-T	9337 141 30653	Standard Marking * Reel Pack, SMD, 13", CECC	SOT108-1 (SO14)	Full production	order this <input type="checkbox"/>
74HC132DB	74HC132DB	9351 714 40112	Standard Marking * Bulk Pack	SOT337-1 (SSOP14)	Full production	order this <input type="checkbox"/>
	74HC132DB-T	9351 714 40118	Standard Marking * Reel Pack, SMD, 13"	SOT337-1 (SSOP14)	Full production	order this <input type="checkbox"/>
74HC132N	74HC132N	9336 690 30652	Standard Marking * Bulk Pack, CECC	SOT27-1 (DIP14)	Full production	order this <input type="checkbox"/>
74HC132PW	74HC132PW	9351 858 00112	Standard Marking * Bulk Pack	SOT402-1 (TSSOP14)	Full production	order this <input type="checkbox"/>
	74HC132PW-T	9351 858 00118	Standard Marking * Reel Pack, SMD, 13"	SOT402-1 (TSSOP14)	Full production	order this <input type="checkbox"/>
74HCT132D	74HCT132D	9337 141 40652	Standard Marking * Bulk Pack, CECC	SOT108-1 (SO14)	Full production	order this <input type="checkbox"/>
	74HCT132D-T	9337 141 40653	Standard Marking * Reel Pack, SMD, 13", CECC	SOT108-1 (SO14)	Full production	order this <input type="checkbox"/>
74HCT132DB	74HCT132DB	9351 873 00112	Standard Marking * Bulk Pack	SOT337-1 (SSOP14)	Full production	order this <input type="checkbox"/>
	74HCT132DB-T	9351 873 00118	Standard Marking * Reel Pack, SMD, 13"	SOT337-1 (SSOP14)	Full production	order this <input type="checkbox"/>
74HCT132N	74HCT132N	9336 691 50652	Standard Marking * Bulk Pack, CECC	SOT27-1 (DIP14)	Full production	order this <input type="checkbox"/>
74HCT132PW	74HCT132PW	9351 873 10112	Standard Marking * Bulk Pack	SOT402-1 (TSSOP14)	Full production	order this <input type="checkbox"/>
	74HCT132PW-T	9351 873 10118	Standard Marking * Reel Pack, SMD, 13"	SOT402-1 (TSSOP14)	Full production	order this <input type="checkbox"/>

Products in the above table are all in production. Some variants are discontinued; [click here](#) for information on these variants.

▣ Similar products

 [74HC/HCT132](#) links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

▣ Support & tools

 [HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications](#)(date 01-Mar-98)

 [HC/T User Guide](#)(date 01-Nov-97)

▣ Email/translate this product information

- [Email this product information.](#)
- Translate this product information page from English to:

The English language is the official language used at the semiconductors.philips.com website and webpages. All translations on this website are created through the use of [Google Language Tools](#) and are provided for convenience purposes only. No rights can be derived from any translation on this website.

About this Web Site

| Copyright © 2003 Koninklijke Philips N.V. All rights reserved. | [Privacy Policy](#) |

| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following [Terms of Use](#). |