



512K x 8 SRAM Module

Features

- High-density 4-megabit SRAM module
- High-speed CMOS SRAMs
  - Access time of 30 ns
- Low active power
  - 1.9W (max.)
- JEDEC-compatible pinout
- 32-pin, 0.6-inch-wide DIP package
- TTL-compatible inputs and outputs


Functional Description

The CYM1466 is a high-performance 4-megabit static RAM module organized as 512K words by 8 bits. This module is constructed using four 128K x 8 RAMs in ceramic leadless chip carrier packages mounted on a ceramic substrate. A decoder is used to interpret the higher-order addresses ( $A_{17}$  and  $A_{18}$ ) and to select one of the four RAMs.

Writing to the module is accomplished when the chip select ( $\overline{CS}$ ) and write enable ( $\overline{WE}$ ) inputs are both LOW. Data on the eight input/output pins ( $I/O_0$  through  $I/O_7$ ) of the device is written into the memory

location specified on the address pins ( $A_0$  through  $A_{18}$ ). Reading the device is accomplished by taking chip select and output enable ( $\overline{OE}$ ) LOW while write enable remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins ( $A_0$  through  $A_{18}$ ) will appear on the eight appropriate data input/output pins ( $I/O_0$  through  $I/O_7$ ).

The input/output pins remain in a high-impedance state unless the module is selected, outputs are enabled, and write enable is HIGH.



Selection Guide

		1466-30	1466-35	1466-45	1466-55	1466-70	1466-85	1466-100	1466-120
Maximum Access Time (ns)		30	35	45	55	70	85	100	120
Maximum Operating Current (mA)	Mil	250	250	250	250	250	110	110	110
Maximum Standby Current (mA)	Mil	120	120	120	120	120	15	15	15

**Maximum Ratings**

(Above which the useful life may be impaired.)

Storage Temperature ..... - 65°C to +125°C  
 Supply Voltage to Ground Potential ..... -0.3V to +7.0V  
 DC Voltage Applied to Outputs  
 in High Z State ..... 0V to V<sub>CC</sub>  
 DC Input Voltage ..... -0.3V to V<sub>CC</sub>+0.3V

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Military	- 55°C to + 125°C	5V ± 10%

**Electrical Characteristics** Over the Operating Range

Parameters	Description	Test Conditions	1466-30 1466-35 1466-45 1466-55 1466-70		1466-85 1466-100 1466-120		Units
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. I <sub>OH</sub> = - 4.0 mA I <sub>OH</sub> = - 1.0 mA	2.4			2.4	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. I <sub>OL</sub> = 8.0 mA I <sub>OL</sub> = 2.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> +0.3	2.2	V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	V <sub>CC</sub> = Max., 0 ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	+10	-10	+10	µA
I <sub>OZ</sub>	Output Leakage Current	C <sub>S</sub> = V <sub>IH</sub> , V <sub>CC</sub> = Max., 0 ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	-20	+20	-20	+20	µA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>O</sub> = 0 mA, C <sub>S</sub> ≤ V <sub>IL</sub>		250		110	mA
I <sub>SB1</sub>	Automatic C <sub>S</sub> Power-Down Current	V <sub>CC</sub> = Max., C <sub>S</sub> ≥ V <sub>IH</sub> , I <sub>O</sub> = 0 mA		120		15	mA
I <sub>SB2</sub>	Automatic C <sub>S</sub> Power-Down Current	V <sub>CC</sub> = Max., C <sub>S</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>CC</sub> - 0.2V ≤ V <sub>I</sub> ≤ 0.2V, I <sub>O</sub> = 0 mA		40		10	mA




MODULES 9

**Capacitance<sup>[1]</sup>**

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	45	pF
C <sub>OUT</sub>	Output Capacitance			

Notes:  
 1. Tested on a sample basis.

**AC Test Loads and Waveforms**



**Load Capacitor and Resistor Values**

	1466-30 1466-35 1466-45 1466-55 1466-70	1466-85 1466-100 1466-120	Units
C1	30	100	pF
R1	0.481	1.84	k $\Omega$
R2	0.255	1.00	k $\Omega$

**Switching Characteristics** Over the Operating Range<sup>[2]</sup>

Parameters	Description	1466-30		1466-35		1466-45		1466-55		1466-70		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>												
t <sub>RC</sub>	Read Cycle Time	30		35		45		55		70		ns
t <sub>AA</sub>	Address to Data Valid		30		35		45		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		5		5		5		5		ns
t <sub>ACS</sub>	$\overline{CS}$ LOW to Data Valid		30		35		45		55		70	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		10		15		20		30		35	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z	0		0		0		0		0		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[3]</sup>		10		15		20		25		30	ns
t <sub>LZCS</sub>	$\overline{CS}$ LOW to Low Z	5		5		5		5		5		ns
t <sub>HZCS</sub>	$\overline{CS}$ HIGH to High Z <sup>[3]</sup>		10		15		20		25		30	ns
<b>WRITE CYCLE</b>												
t <sub>WC</sub>	Write Cycle Time	30		35		45		55		70		ns
t <sub>SCS</sub>	$\overline{CS}$ LOW to Write End	26		26		30		45		50		ns
t <sub>AW</sub>	Address Set-Up to Write End	26		26		30		45		50		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up from Write Start	5		5		5		5		5		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	18		20		25		35		45		ns
t <sub>SD</sub>	Data Set-Up to Write End	12		16		20		25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		0		ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z	0		0		0		5		5		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[3]</sup>	0	10	0	15	0	15	0	15	0	15	ns

Switching Characteristics Over the Operating Range<sup>[4]</sup>(continued)


Parameters	Description	1466-85		1466-100		1466-120		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
t <sub>RC</sub>	Read Cycle Time	85		100		120		ns
t <sub>AA</sub>	Address to Data Valid		85		100		120	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		5		5		ns
t <sub>ACS</sub>	$\overline{CS}$ LOW to Data Valid		85		100		120	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid		40		50		60	ns
t <sub>LZOE</sub>	$\overline{OE}$ LOW to Low Z	0		5		5		ns
t <sub>HZOE</sub>	$\overline{OE}$ HIGH to High Z <sup>[5]</sup>		35		35		45	ns
t <sub>LZCS</sub>	$\overline{CS}$ LOW to Low Z	5		5		5		ns
t <sub>HZCS</sub>	$\overline{CS}$ HIGH to High Z <sup>[3]</sup>		35		35		45	ns
<b>WRITE CYCLE</b>								
t <sub>WC</sub>	Write Cycle Time	85		100		120		ns
t <sub>SCS</sub>	$\overline{CS}$ LOW to Write End	55		90		100		ns
t <sub>AW</sub>	Address Set-Up to Write End	55		90		100		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up from Write Start	5		5		5		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	55		75		85		ns
t <sub>SD</sub>	Data Set-Up to Write End	35		40		45		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z	5		5		5		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[3]</sup>	0	15	0	35	0	40	ns

Data Retention Characteristics (L Version Only)

Parameters	Description	Test Conditions	1466-30 1466-35 1466-45 1466-55 1466-70		1466-85 1466-100 1466-120		Units
			Min.	Max.	Min.	Max.	
V <sub>D<sub>R</sub></sub>	V <sub>CC</sub> for Retention Data	$\overline{CS} \geq V_{CC} - 0.2V$	2.0		2.0		V
I <sub>CCDR</sub>	Data Retention Current	V <sub>D<sub>R</sub></sub> = 3.0V		6000		1000	μA
t <sub>C<sub>DR</sub></sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time		0		0		ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time		t <sub>RC</sub>		t <sub>RC</sub>		ns

- Notes:
- Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance.
  - C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady state voltage.
  - Guaranteed, not tested.
  - $\overline{WE}$  is HIGH for the read cycle.
  - Device is continuously selected,  $\overline{CS} = V_{IL}$ .
  - Address valid prior to or coincident with  $\overline{CS}$  transition LOW.
  - The internal write time of the memory is defined by the overlap of  $\overline{CS}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
  - If  $\overline{CS}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.


**Data Retention Waveform**



1466-5


**Switching Waveforms**

**Read Cycle No. 1<sup>[5,6]</sup>**




1466-6

**Read Cycle No. 2<sup>[5,7]</sup>**



1466-7


**Write Cycle No. 1 (WE Controlled)<sup>[8]</sup>**



1466-8

Switching Waveforms (continued)<sup>8,9]</sup>

Write Cycle No. 2 (CS Controlled)



1466-9

Truth Table

Inputs			Outputs	Mode
CS	WE	OE		
H	X	X	High Z	Deselect/Power-Down
L	H	L	Data Out	Read Word
L	L	X	Data In	Write Word
L	H	H	High Z	Deselect

**Ordering Information**

Speed (ns)	Ordering Code	Package Type	Operating Range
30	CYM1466HD-30M	HD12	Military
	CYM1466LHD-30M	HD12	
	CYM1466HD-30MB	HD12	
	CYM1466LHD-30MB	HD12	
35	CYM1466HD-35M	HD12	Military
	CYM1466LHD-35M	HD12	
	CYM1466HD-35MB	HD12	
	CYM1466LHD-35MB	HD12	
45	CYM1466HD-45M	HD12	Military
	CYM1466LHD-45M	HD12	
	CYM1466HD-45MB	HD12	
	CYM1466LHD-45MB	HD12	
55	CYM1466HD-55M	HD12	Military
	CYM1466LHD-55M	HD12	
	CYM1466HD-55MB	HD12	
	CYM1466LHD-55MB	HD12	
70	CYM1466HD-70M	HD12	Military
	CYM1466LHD-70M	HD12	
	CYM1466HD-70MB	HD12	
	CYM1466LHD-70MB	HD12	
85	CYM1466HD-85M	HD12	Military
	CYM1466LHD-85M	HD12	
	CYM1466HD-85MB	HD12	
	CYM1466LHD-85MB	HD12	
100	CYM1466HD-100M	HD12	Military
	CYM1466LHD-100M	HD12	
	CYM1466HD-100MB	HD12	
	CYM1466LHD-100MB	HD12	
120	CYM1466HD-120M	HD12	Military
	CYM1466LHD-120M	HD12	
	CYM1466HD-120MB	HD12	
	CYM1466LHD-120MB	HD12	

Document #: 38-M-00044-A