

# OKI semiconductor

---

## MSM548512

---

524,288-Word x 8-Bit HIGH-SPEED PSRAM

---

### GENERAL DESCRIPTION

The MSM548512 is a 4 Mbit, high-speed, and low-power CMOS Pseudo Static RAM organized as 524,288 words × 8 bits.

The MSM548512 is fabricated using OKI's CMOS silicon gate process technology. This process, coupled with single-transistor memory storage cells, permits maximum circuit density, minimum chip size and high speed.

The -L series have self refresh mode in addition to address refresh mode and auto-refresh mode. In the self refresh mode the internal refresh timer and address counter refresh the dynamic memory cells automatically. This series allows low power consumption when using standby mode with self refresh. The -D series does not use self refresh mode.

The MSM548512 also features a static RAM-like write function that writes the data into the memory cell at the rising edge of  $\overline{WE}$ .

### FEATURES




- Large capacity: 4 Mbits (524,288 x 8)
- Fast access time: 80 ns max.
- Low power: 200 $\mu$ A max. (standby with self refresh)
- Refresh free: Self refresh (-L series)
- Logic compatible: SRAM  $\overline{WE}$  pin, no address multiplex
- Package compatible: SRAM standard package  
600 mil DIP, 525 mil SOP
- Single power supply: 5V  $\pm$  10%
- Refresh: 2048 cycle/32 ms auto-address refresh



## ORDERING INFORMATION

Part Number	Self Refresh	Access Time	Package
MSM548512D-80RS	No	80ns	600 mil, 32-pin Plastic DIP
MSM548512D-10RS	No	100ns	
MSM548512D-12RS	No	120ns	
MSM548512L-80RS	Yes	80ns	
MSM548512L-10RS	Yes	100ns	
MSM548512L-12RS	Yes	120ns	
MSM548512D-80GS	No	80ns	525 mil, 32-pin Plastic SOP
MSM548512D-10GS	No	100ns	
MSM548512D-12GS	No	120ns	
MSM548512L-80GS	Yes	80ns	
MSM548512L-10GS	Yes	100ns	
MSM548512L-12GS	Yes	120ns	

**PIN CONFIGURATION**




(TOP VIEW)

**PIN DEFINITION**

Pin Name	FUNCTION
A0-A18	Address Input
I/O0-I/O7	Data Input/Output
$\overline{CE}$	Chip Enable Input
$\overline{OE/RFSH}$	Output Enable/Refresh Input
$\overline{WE}$	Write Enable Input
$V_{CC}$	Power
$V_{SS}$	Ground

### BLOCK DIAGRAM



## FUNCTION LOGIC

$\overline{\text{CE}}$	$\overline{\text{OE/RFSH}}$	$\overline{\text{WE}}$	I/O Pin	Mode
L	L	H	Low Z	Read
L	X	L	High Z	Write
L	H	H	High Z	—
H	L	X	High Z	Refresh <sup>*1</sup>
H	H	X	High Z	Standby

\*1 -L Version  
 L Low-Level Input  
 H High-Level Input  
 X Don't Care

## ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Voltage on Any Pin from V <sub>SS</sub> <sup>*1</sup>	V <sub>r</sub>	-1.0 ~ +7.0	V
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 ~ +70	°C
Storage Temperature	T <sub>stg</sub>	-55 ~ +125	°C
Storage Temperature (biased)	T <sub>bias</sub>	-10 ~ +85	°C
Short Circuit Output Current	I <sub>os</sub>	50	mA

\*1 To V<sub>SS</sub>

Notes: 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC RECOMMENDED OPERATING CONDITIONS

(Ta = 0 ~ +70°C)

Item	Symbol	MIN	TYP	MAX	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input Voltage	V <sub>IH</sub>	2.4	—	6.0	V
	V <sub>IL</sub>	-0.5 <sup>*1</sup>	—	0.8	V

\*1 -3.0V when pulse width is less than 10ns.

## DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0^\circ C \sim +70^\circ C$ )

Parameter	Symbol	MIN	TYP	MAX	Unit	Conditions
Operating Current	$I_{CC1}$	—	50	75	mA	$I_{IO} = \text{Open}$ , $t_{cyc} = \text{min.}$
Standby Current	$I_{SB1}$	—	1	2	mA	$\overline{CE} = V_{IH}$ , $\overline{OE}/\overline{RFSH} = V_{IH}$ , $V_{in} \geq 0V$
	$I_{SB2}$	—	100	200	$\mu A$	$\overline{CE} = V_{CC} - 0.2V$ , $V_{in} \geq 0V$ , $\overline{OE}/\overline{RFSH} \geq V_{CC} - 0.2V$
Self Refresh Current	$I_{CC2}$	—	1	2	mA	$\overline{CE} = V_{IH}$ , $\overline{OE}/\overline{RFSH} = V_{IL}$ , $V_{in} \geq 0V$
	$I_{CC3}$	—	100	200	$\mu A$	$\overline{CE} \geq V_{CC} - 0.2V$ , $V_{in} \geq 0V$ , $\overline{OE}/\overline{RFSH} \geq 0.2V$ only L-version
Input Leakage Current	$I_{LI}$	-10	—	10	$\mu A$	$V_{CC} = 5.5V$ , $V_{in} = V_{SS} \sim V_{CC}$
Output Leakage Current	$I_{LO}$	-10	—	10	$\mu A$	$\overline{OE}/\overline{RFSH} = V_{IH}$ , $V_{IO} = V_{SS} \sim V_{CC}$
Output Low Level	$V_{OL}$	—	—	0.4	V	$I_{OL} = 2.1mA$
Output High Level	$V_{OH}$	2.4	—	—	V	$I_{OH} = -1mA$

## CAPACITANCE

( $V_{CC} = 5V \pm 10\%$ ,  $f = 1MHz$ ,  $T_a = 25^\circ C$ )

Parameter	Symbol	MIN	TYP	MAX	Unit	Conditions
Input Capacitance	$C_{in}$	—	—	8	pF	$V_{in} = 0V$
I/O Pin Capacitance	$C_{IO}$	—	—	10	pF	$V_{IO} = 0V$

Note: This parameter is periodically sampled and is not 100% tested.

## AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

**Measurement conditions:**

Input pulse level .....  $V_{IH}=2.4V, V_L=0.4V$   
 Output reference level .....  $V_{OH}=2.0V, V_{OL}=0.8V$   
 Rising and falling time ..... 5ns  
 Output load ..... 1TTL + 100pF  
 Input timing reference level ..... High=2.2V, Low=0.8V

( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0^\circ C \sim +70^\circ C$ )

Parameter	Symbol	-90		-10		-12		Unit	Notes
		MIN	MAX	MIN	MAX	MIN	MAX		
Random Read, Write Cycle Time	t <sub>RC</sub>	160	—	180	—	210	—	ns	
Random Read Modify Write Cycle Time	t <sub>RWC</sub>	220	—	240	—	280	—	ns	
CE Access Time	t <sub>CEA</sub>	—	80	—	100	—	120	ns	
OE Access Time	t <sub>CEA</sub>	—	30	—	40	—	50	ns	
Chip Disable to Output in High-Z	t <sub>CDHZ</sub>	—	25	—	25	—	30	ns	6
CE to Output in Low-Z	t <sub>CLZ</sub>	20	—	20	—	20	—	ns	
OE Disable to Output in High-Z	t <sub>ODHZ</sub>	—	25	—	25	—	30	ns	6
OE Output in Low-Z	t <sub>CLZ</sub>	0	—	0	—	0	—	ns	
CE Pulse Width	t <sub>CE</sub>	80n	10μ	100n	10μ	120n	10μ	s	
CE Precharge Time	t <sub>P</sub>	70	—	70	—	80	—	ns	
Address Set-Up Time	t <sub>AS</sub>	0	—	0	—	0	—	ns	
Address Hold Time	t <sub>AH</sub>	20	—	25	—	30	—	ns	
Read Command Set-Up Time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	—	0	—	0	—	ns	
OE Command Hold Time	t <sub>OHC</sub>	15	—	15	—	15	—	ns	
OE Delay Time	t <sub>ODD</sub>	0	—	0	—	0	—	ns	
Write Command Pulse Width	t <sub>WP</sub>	25	—	30	—	35	—	ns	
Chip Enable Time	t <sub>CEW</sub>	80	—	100	—	120	—	ns	
Input Data Set Time	t <sub>DW</sub>	20	—	25	—	30	—	ns	
Input Data Hold Time	t <sub>DH</sub>	0	—	0	—	0	—	ns	
Output Active from End of Write	t <sub>DOW</sub>	5	—	5	—	5	—	ns	
Write Enable to Output in High-Z	t <sub>WHZ</sub>	—	20	—	25	—	30	ns	6
Transition Time	t <sub>T</sub>	3	50	3	50	3	50	ns	11
RFSH Delay Time from CE	t <sub>RFD</sub>	70	—	70	—	80	—	ns	
RFSH Precharge Time	t <sub>FP</sub>	40	—	40	—	40	—	ns	
RFSH Pulse Width (Auto-Refresh)	t <sub>FAP</sub>	80n	8μ	80n	8μ	80n	8μ	s	
Auto-Refresh Cycle Time	t <sub>FC</sub>	160	—	180	—	210	—	ns	
RFSH Pulse Width (Self Refresh)	t <sub>FAS</sub>	8	—	8	—	8	—	us	13
CE Delay Time from RFSH in Self Refresh Mode	t <sub>RFS</sub>	600	—	600	—	600	—	ns	13
Refresh Period (2048 Cycles/32ms)	t <sub>REF</sub>	—	32	—	32	—	32	ms	




- Notes
1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
  2. All voltages are referenced to Ground.
  3.  $I_{CC1}$  depends on output loading. Specified values are obtained with the output open.
  4. An initial pause of 100  $\mu$ s is required after power-up, followed by more than 8 initial cycles, before proper device operation is achieved.
  5. AC measurements assume  $t_T = 5$ ns.
  6.  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  7. In write cycles, the input data is latched at the earlier rising point of either  $\overline{CE}$  or  $\overline{WE}$ . Write operation is achieved when both  $\overline{CE}$  and  $\overline{WE}$  are low.
  8. The I/O state remains at high impedance after  $\overline{CE}$  goes low if the transition occurs at the same time as or after the falling edge of  $\overline{WE}$ .
  9. Use  $\overline{WE}$  or  $\overline{OE}$  or both signals to disable the output before input data is applied during a write cycle when the input is not the same.
  10. Data input must be set to floating state, before I/O becomes low impedance, by  $\overline{WE}$  or  $\overline{OE}$  or both.
  11.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are input timing reference levels for measurement. The transition time is measured between  $V_{IL}$  and  $V_{IH}$ .
  12. 2048 cycles of refresh must be applied within 15  $\mu$ s after the end of self refreshing to satisfy 2048 cycles/32ms.
  13.  $t_{FAS}$  and  $t_{RFS}$  are not applied in the -D version.




## TIMING WAVEFORMS


### READ CYCLE




### WRITE CYCLE 1 (OE High)




**WRITE CYCLE 2 ( $\overline{OE}$  Low)**



**READ MODIFY WRITE**



**AUTO-REFRESH CYCLE**



**SELF REFRESH (L VERSION ONLY)**

